# NEHRU COLLEGE OF ENGINEERING AND RESEARCH CENTRE (NAAC Accredited)

(Approved by AICTE, Affiliated to KTU University, Kerala)

### **ELECTRONICS AND COMMUNICATION ENGINEERING DEPARTMENT**

Course Material

S6:EC304: VLSI

About the Department:

Department of ECE established in 2002 with an intake of 60 students to undergraduate (B.Tech) programme and enhanced to an intake of 120 students from 2006. The department offers two Postgraduates(M.Tech) programmes in "Electronics". "Applied Electronics & Communication System" from 2011 with an intake of 18 students and "VLSI Design" from 2012 with an intake of 18. Highly qualified, experienced and dedicated staff members are the backbone of the Department. The Department always strive hard to satisfy the knowledge thirst of both students and faculties by organizing workshops / technical talks / conferences etc. The faculty members are actively involved in research work and regularly present/ publish their work in various national and international conferences / journals. The ECE Department is proud to host state-of- the art Laboratories in the area of VLSI, Embedded Systems, Microprocessor and Microcontrollers, Circuits, Analog and Digital Communication and Microwave and Optical communication. The ECE department formally inaugurated the ECHOS (The ECE Association) in 2009 and under this banner many extra-academic activities have been conducted such as paper presentation, quiz competition, workshops and seminars. Also the department has two magazines that have been developed on the basis of the creative skills of our imaginative students. There is an Embedded Club that meets on monthly basis to discuss innovative projects and publication based activities. Department is closely associated with INSTITUTE OF ELECTRONICS & TELECOMMUNICATION ENGINEERS (IETE) Palakkad Centre to organize technical events like guest lecture, seminars and conferences.

#### Vision of the institute:

To mould true citizens who are millennium leaders and catalysts of change through excellence in education.

#### Mission of the institute:

NCERC is committed to transform itself into a center of excellence in Learning and Research in Engineering and Frontier Technology and to impart quality education to mould technically competent citizens with moral integrity, social commitment and ethical values. We intend to facilitate our students to assimilate the latest technological know-how and to imbibe discipline, culture and spiritually, and to mould them in to technological giants, dedicated research scientists and intellectual leaders of the country who can spread the beams of light and happiness among the poor and the underprivileged.

### Vision of the department:

Providing Universal Communicative Electronics Engineers with corporate and social relevance towards sustainable developments through quality education.

#### Mission of the department:

- 1) Imparting Quality education by providing excellent teaching, learning environment.
- 2) Transforming and adopting students in this knowledgeable era, where the electronic gadgets (things) are getting obsolete in short span.
- 3) To initiate multi-disciplinary activities to students at earliest and apply in their respective fields of interest later.
- 4) Promoting leading edge Research & Development through collaboration with academia & industry.

#### **Program Educational Objectives (PEOs)**

- I. To prepare students to excel in postgraduate programmes or to succeed in industry / technical profession through global, rigorous education and prepare the students to practice and innovate recent fields in the specified program/ industry environment.
- II. To provide students with a solid foundation in mathematical, Scientific and engineering fundamentals required to solve engineering problems and to have strong practical knowledge required to design and test the system.
- III. To train students with good scientific and engineering breadth so as to comprehend, analyze, design, and create novel products and solutions for the real life problems.
- IV. To provide student with an academic environment aware of excellence, effective communication skills, leadership, multidisciplinary approach, written ethical codes and the life-long learning needed for a successful professional career.

#### **Program Outcomes (Pos):**

- 1. **Engineering Knowledge:** Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
- 2. **Problem Analysis**: Identify, formulate, research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
- 3. **Design/development of Solutions**: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
- 4. **Conduct Investigations of Complex Problems**: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
- 5. **Modern Tool usage**: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.

- 6. **The Engineer and Society**: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal, and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
- 7. **Environment and Sustainability**: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
- 8. **Ethics**: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- 9. **Individual and Team Work**: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- 10. **Communication:** Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
- 11. **Project Management and Finance**: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
- 12. **Life-long Learning:** Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

#### Program Specific Outcomes (PSO):

- 1. Facility to apply the concepts of Electronics, Communications, Signal processing, VLSI, Control systems etc., in the design and implementation of engineering systems.
- 2. Facility to solve complex Electronics and communication Engineering problems, using latest hardware and software tools, either independently or in team.

# Mapping of PEOs with the Program Outcomes (POs):

The Electronics and Communication Engineering Program outcomes leading to the achievement of the objectives can be summarized in the following Table.

			Program Outcomes									
		а	b	С	d	e	f	g	h	i	j	k
	1	X	X	X								X
PEOs	2	X	X	X	X		X					X
PEUS	3		X	X	X	X					X	
	4				X	X	X	X	X	X	X	X

#### **Course Outcome:**

After completion of this course the students will be able to

- 01. Understand and describe material preparation, diffusion, oxidation and ion implantation.
- 02. Knowing the epitaxial and lithography process in the IC Fabrication with the isolation methods.
- 03. Describe, analyze, formulate and construct CMOS Inverters with layout design rules
- 04. Understand and explain MOSFET logic design in the bank end process
- 05. Demonstrate basics of Different Type of Memory and Sensing Circuits.
- 06. Demonstrate the function of Adders and Multiplier techniques

# **CO-PO Mapping**

CO/PO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO1	3	2	1							1	2	
CO2		3			2					1	2	
CO3		3	2		1					1	2	
CO4	2	3								1	2	
CO5		3			2					1	2	
CO6		2	2		3					1	2	

#### **COURSE PLAN:**

- 1 Introduction to VLSI
- 2 Material Preparation Production of EGS
- 3 Crystal Growth CZ Process and FZ Process
- 4 Wafer Preparation
- 5 Thermal Oxidation Growth Mechanism
- 6 Dry Wet Oxidation Deal & Grove Model
- 7 Diffusion Ficks laws Diffusion with constant surface
- 8 Ion Implantation Range Theory Annealing
- 9 Epitaxy VPE & MBE
- 10 Lithography Photo lithography Steps
- 11 Electron beam lithography Etching & Metal deposition
- 12 Component fabrication Transistor
- 13 Fabrication Diode Resistor Capacitor
- 14 N Well CMOS IC fabrication
- 15 CMOS Invertors DC Characteristics
- 16 Switching Chara of CMOS Invertor
- 17 Power dissipation of CMOS Invertor
- 18 Layout Design rules Stick diagram
- 19 Layout of CMOS Invertor
- 20 Layout of 2 input NAND & NOR gates
- 21 Pass transistor Logic
- 22 Complementary Pass Transistor Logic
- 23 Transmission gate logic
- 24 Realization of functions

- 25 Realization of functions
- 26 4 x 4 MOS ROM Cell array(OR NOR NAND)
- 27 SRAM Six transistor
- 28 DRAM Three transistor & One Transistor Dynamic Memory Cell
- 29 Sense Amplifiers Inroduction
- 30 Differential Voltage Sensing Amplifiers
- 31 Introduction to PLDs & FPGAs
- 32 Design of PLAs
- 33 Adders Static adder Carry By pass adder
- 34 Linear carry select adder
- 35 Square root carry select adder
- 36 Multiplier Array multiplier

COURSE			YEAR OF
CODE	COURSE NAME	L-T-P-C	INTRODUCTION
EC304	VLSI	3-0-0-3	2016

Prerequisite: EC203 Solid State Devices, EC204 Analog Integrated Circuit.

#### **Course objectives:**

- To give the knowledge about IC Fabrication Techniques
- To impart the skill of analysis and design of MOSFET and CMOS logic circuits.

#### **Syllabus:**

IC Fabrication Technology, CMOS IC Fabrication Sequence, CMOS inverters, Design rules, Static CMOS Design, Dynamic CMOS circuits, Pass transistor, Read Only Memory, Random Access Memory, Sense amplifiers, Adders, multipliers, Testing of VLSI circuits.

#### **Expected outcome:**

The students will be able to design and analyse various MOSFET and CMOS logic circuits.

#### Text Books:

- 1. John P Uyemura, Introduction to VLSI Circuits and Systems, Wiley India, 2006
- 2. S.M. SZE, VLSI Technology, 2/e, Indian Edition, McGraw-Hill,2003

#### **References:**

- 1. Jan M.Rabaey, Digital Integrated Circuits- A Design Perspective, Prentice Hall, Second Edition, 2005.
- 2. Neil H.E. Weste, Kamran Eshraghian, Principles of CMOS VLSI Design- A Systems Perspective, Second Edition. Pearson Publication, 2005
- 3. Razavi Design of Analog CMOS Integrated Circuits,1e, McGraw Hill Education India Education, New Delhi, 2003.
- 4. Sung –Mo Kang & Yusuf Leblebici, CMOS Digital Integrated Circuits- Analysis & Design, McGraw-Hill, Third Ed., 2003.
- 5. Yuan Taur & Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, 2008

Course Plan							
Module	Course content	Hours	End Sem. Exam Marks				
Ţ	Material Preparation- Purification, Crystal growth (CZ and FZ process), wafer preparation Thermal Oxidation- Growth mechanisms, Dry and Wet oxidation, Deal Grove model.	4	15				
I	<b>Diffusion-</b> Fick's Laws, Diffusion with constant surface concentration and from a constant source, diffusion techniques. <b>Ion implantation</b> -Technique, Range Theory, annealing.	3					
Ш	<b>Epitaxy :</b> Vapour phase epitaxy and molecular beam epitaxy <b>Lithography-</b> Photo lithographic sequence, Electron Beam  Lithography, Etching and metal deposition	4	15				
11	Methods of isolation Circuit component fabrication: transistor, diodes, resistors, capacitors, N-well CMOS IC Fabrication Sequence	3	15				
	FIRST INTERNAL EXAM						
III	<b>CMOS inverters</b> - DC characteristics, switching characteristics, power dissipation	4	15				

	<b>Layout Design rules</b> , Stick Diagram and layout of CMOS Inverter, two input NAND and NOR gates	4					
IV	MOSFET Logic Design -Pass transistor logic, Complementary pass transistor logic and transmission gate logic, realization of functions	6	15				
	SECOND INTERNAL EXAM						
V	Read Only Memory-4x4 MOS ROM Cell Arrays(OR,NOR,NAND) Random Access Memory –SRAM-Six transistor CMOS SRAM cell, DRAM –Three transistor and One transistor Dynamic Memory Cell	4	20				
	Sense amplifiers –Differential Voltage Sensing Amplifiers Introduction to PLDs and FPGAs, Design of PLAs.	3					
VI	Adders- Static adder, Carry-By pass adder, Linear Carry-Select adder, Square- root carry- select adder Multipliers-Array multiplier	4	20				
	END SEMESTER EXAM						

## **Question Paper Pattern (End Semester Exam)**

Maximum Marks: 100 Time: 3 hours

The question paper shall consist of three parts. Part A covers modules I and II, Part B covers modules III and IV, and Part C covers modules V and VI. Each part has three questions uniformly covering the two modules and each question can have maximum four subdivisions. In each part, any two questions are to be answered. Mark patterns are as per the syllabus with 70% for theory and 30% for logical/numerical problems, derivation and proof.



- I. What is the need of SiOi layer in MOS fabrication process?
- 2. State the laws governing the diffusion process.
- 3. Compare wet and dry oxidation.
- 4. Write down the range equation for ion implantation and explain each term in it.
- s. What are oxides related capacitance and junction capacitance?
- 6. Explain float zone process of crystal growth. What are its advantages and disadvantages over Czochralski growth?
- 7. What are the different processes involved in silicon wafer preparation?
- 8. Explain Czochralski technique of crystal growth.
- 9. Explain the slicing and polishing of silicon wafers and the purpose of notch on the wafer.
- 10. Explain the essential steps in IC fabrication.
- i 1. Derive the Deal-Grove model of oxidation.
- 12. With neat sketch, explain ion implantation process.
- 13. Draw the limited source and constant source diffusion profiles and distinguish them in terms of relevant modelling equations.
- 14. Explain the oxidation growth mechanism with a neat diagram.
- 15. Explain the CZ and FZ process for crystal growth and compare them.
- 16. What is oxidation induced stacking fault and how it can be eliminated?
- 17. Write the difference between pre-deposition and drive-in processes.
- 18. What are the different diffusion mechanisms, explain?
- 19. Explain the different types of ion stopping mechanisms.
- 20. What is called annealing and how it differs from rapid thermal annealing.
- 21. Write the equation of projected range and define each term in it.

- 1. Mention the types of resistor fabricated in IC environment.
- 2. What is lithography?
- 3. With the help of neat diagrams, explain the steps involved in i) Photolithography ii) X-ray lithography.
- 4. List the n well IC fabrication sequence.
- S. Comment briefly on the characteristics of an exposure tool used for lithographic process.
- 6. What are the properties of metals used for metallization?
- 7. What are the undesirable capacitances formed in MOS fabrication?
- 8. Assuming Gaussian distribution for the ion implantation, find the distance from the surface at which the ion concentration falls to half the peak value, for arrange of 0.1q. The straggle value is 0.02s.
- 9. Explain how resistors and capacitors are fabricated on an IC chip.
- 10. What are positive and negative photoreists, explain.
- i1. What are the important criterions for hetero epitaxy of material A to be possible on a single crystal substrate of material B?
- 12. What is boundary layer problem? How can it be minimised in a horizontal epitaxy system?
- 13. Explain any one method of epitaxial growth, with diagram.
- 14. With diagrams, explain the steps involved in the fabrication of a n-well CMOS IC.
- 15. What is electron beam lithography?
- 16. Explain the different types of etching techniques.
- 17. Explain CVD system for epitaxial growth.
- i8. Explain the molecular beam epitaxy, with neat diagrams.
- 19. Explain the different types of metal deposition techniques.
- 20. What is the difference between diffusion and epitaxy7

- 1. Compare the features of CMOS and bipolar technologies.
- 2. Define threshold voltage for a MOS transistor. What are the parameters on which it depends on?
- 3. PMOS is perfect switches for transmission of logic 1 while NMOS is perfects for transmission of logic 0. Justify the statement.
- 4. Draw the structure of CMOS p-well inverter.
- 5. Why NMOS technology is preferred more than PMOS technology?
- 6. **Draw** the Stick diagram, circuit diagram, of i)NMOS inverter ii)CMOS inverter
- 7. Realize the equation Y=(AB+CD)' in i)NMOS technology ii)CMOS technology
- 8. Draw the stick diagram of the function, F=(AB+E+CD)'
- 9. Define the noise margin for CMOS inverter.
- 10. Derive expression for switching threshold of a CMOS inverter.
- 11. Derive graphically, the CMOS inverter characteristics.
- 12. What is meant by charge leakage in dynamic CMOS logic? Explain a method to prevent it.
- 13. Explain static power dissipation and short circuit power dissipation with reference to CMOS logic.
- 14. What are the different regions of operation of MOS transistor? How are they related to Vgs, Vds and Vt for nmos and pmostransistors?
- **15.** Calculate the dynamic power dissipation in achip operating with Vdd of SV at 100MHz with an internal switched capacitance of 300pF.
- 16. Explain the CMOS inverter DC characteristics with the region of operation in detail.
- 17. Draw the circuit diagram and stick diagram for implementing the logic function F=A. (B+C)' in static p well CMOS logic.
- 18. Draw the stick diagram and layout of 2 input NAND gate.
- 19. Draw the stick diagram and layout of 2 inputs NOR gate.
- 20. Derive the expression for dynamic power dissipation in a static CMOS inverter.
- 21. For a CMOS circuit CL =15fF/gate, ADD =2•5V Rd tp'35ps.If there are lo' gates/chip, determine the dynamic power dissipation at the maximum frequency of operation.

- 1. What is meant by charge leakage in dynamic logic? How it is prevented?
- 2. DraW the layout of a 4 input AND/NAND gate in complementary pass transistor logic.
- 3. Draw the circuit schematic of 2 input multiplexer using transmission gates.
- 4. What is np-domino logic?
- 5. How is charge leakage and sharing problems rectified in dynamic logic?
- 6. Write down the basic principle of dynamic CMOS logic with circuit diagram.
- 7. Draw the circuit diagram of transmission gate XOR logic and explain its operation.
- 8. Draw the circuit of a 4 input NOR gate in domino logic. What are the advantages of domino logic?
- 9. Design pass transistor logic for 2 input XNOR gate.
- 10. Implement a 2x1 mux using transmission gates.
- 11. Implement a 4x1 mux using transmission gates.
- 12. Draw a 2 input XNOR using transmission gates.
- 13. Explain the operation of NMOS and PMOS transistor operation in transmission gates.
- 14. Explain the function of complementary pass transistor.
- i5. Draw 2 input NAND gate in static CMOS.
- 16. Implement the function F—AB(C+D)+DE using static CMOS technology.
- 17. Compare pass transistor logic and complementary pass transistor logic.
- 18. Draw a 2 input XOR using transmission gates.
- 19. What are the advantages and disadvantages of domino logic?
- 20. Design a multiplexer using CMOs pass transistor logic and explain its operation with its truth table.
- 21. Give the different symbols for transmission gates.

- i. With the help of a circuit diagram give proper explanation for the **confi guration of 4x4** NOR-Rom array.
- 2. Write short note on FPGA.
- 3. Draw the circuit diagram of s sense amplifier and give explanation on how the sensing of operation is carried out in SRAM cell.
- 4. Draw a 6T SRAM cell.
- 3. What is the function of CLB in FPGA?
- 6. Design an AND-OR PLA with putputs,Fl=m0+m2+m6, P2=m0+m5+m6, F3=m3+m4+m7.
- 7. Draw and explain the schematic and physical structure of a DRAM cell using a trench capacitor
- 8. Design an FET programmable ROM with the following data.

Address	0	1	2	3	4	5	6	7
Data	0100	1111	1010	0001	1011	0111	1110	1001

- 9. What are the functions of sense amplifier?
- 10. Draw the circuit diagram of a 3 transistor dynamic RAM cell and explain its operation.
- 11. Show the CMOS implementation of a OR-ROM cell to store 8 words of 8 bits.
- 12. With cross sectional view, explain the principle of an EPROM cell.
- 13. Show the CMOS implementation of a NOR ROM cell to store 4 words of 4 bits which are as follows 1011,0110,1001 and 1100.
- 14. Draw a Master slave MUX based latch pair using transmission gates and inverters and explain its operation.
- 15. Design a PLA for realizing the following outputs.
  - f 1'Z ,2,6,7, f 2 = Z3,5,7,9, f 3=1,3,8,12
- 16. Draw and explain multiplexer based positive edge- triggered register using master slave configuration.
- 17. What are the advantage and disadvantages of dynamic latches and registers over static implementations?
- 18. Compare dynamic RAM and static RAM.
- 19. Using a suitable PLA, design and implement a 4 bit binary to gray code.
- 20. What is the purpose of sense amplifier? Describe the working of a single ended sense amplifier.
- 21. Draw a DRAM memory cell.
- 22. Draw a ROM array to store a set of eight 8 bit data using MOS based ROM. Explain how they are written and read.
- 23. Design an AND-OR PLA with outputs Fl=ml+m6, F2=m0+m5+m6+in7 F3=m3+m4+m7

- 1. Implement a linear 16 blt carry select adder using 4 bit carry Select adder blocks. How does a square root carry select improve the performance?
- 2. Discuss the principle of Wallace Tree Multiplier. How is the propagation delay reduced as compared to simple array multiplier?
- 3. Design a 14 bit square root carry select adder. Calculate the worst case delay.
- 4. Show the design of a 32 bit carry select adder based on 4 bit or similar ripple carry adder. Find the total gate delay for your design.
- 5. Explain the operation of carry bypass adder.
- 6. Draw the logic circuit for a 4 bit carry look ahead adder.
- 7. De5ign a 4x4 array multiplier.
- 8. Design an 8 bit carry select adder.
- 9. With the help of suitable diagrams, explain how delay computation time is reduced in carry look ahead adder.
- 10. Explain the partial product accumulation in a Wallace tree multiplier.
- 11. Explain the operation of NxM bit array multiplier.
- 12. Show the critical path in a linear carry select adder scheme and give the expression for critical path delay involved.
- 13. Explain the principle of a register based multiplier.
- 14. How is booth encoding used to speed up multiplication process?
- 15. How are carry look ahead adder module interconnected to get higher order adders?
- 16. Explain the working of carry bypass adder.
- 17. Explain square root carry select adder and derive the expression for time delay and **compare** its performance with other adders.
- 18. With diagram explain the implementation of 4 bit carry look ahead generatorin dynam» CMOS logic.
- 19. Compare the performance of linear carry select adder and square root carry select adds.
- 20. Explain the working of static adders.

- a) why silicon is used over Germanium in chip?
- D) It is cheaped and sion is more stable than Geor.

  High interestic impedance.

$$5iO_2 + c$$
 Hightemp.  $\Rightarrow 8ic$ 

It has high imposity (nois)

. It is convented into Electronic grade Silicon (EGS)

B 
$$35 - 50 \stackrel{\checkmark}{=} 0.01$$

C9  $50 - 200 \stackrel{\checkmark}{=} 0.01$ 

CU  $15 - 60 \stackrel{\checkmark}{=} 0.1$ 

N°  $20 - 100 \stackrel{0.1}{=} 0.5$ 

D  $20 - 50 \stackrel{\checkmark}{=} 0.5$ 

- (i) material pereparation
- (ii) St. oxidation man by the sounds to me
- (iii) Imparity Diffusion (iii)
- (iv) Ion implantation
- (v) Lithography
- (vi) Etching
- (vii) Thin silm deposition
- (viii) Epitaxial gasouth
- (a) metalisation
- (i) material personation

It involves 3 steps they one:

- · purification Natural sand into Eas
- · caystal gaowth caeation of ignots using Cz oa Fz padcess.

0001 01 OCA - 1130

· Waser pereparation - Ignot into water

# Pulsication

Si occuring naturally in the fourm of silica and silicates is the most impositant semiconductor for electronic simpositant composed to Ge, se excels for inflowing seasons,

> Si clevices can operate at high temperature.

> Internace nesistivity is higher.

-> SiO2 is mode stable than GeO2.

> It is also water soluble.
> si is available in los cost

Goal of material preparation & preparing righ impurity st caystal worker. St worker refers to a single caystal of st with a specific orientation siesistivity and dopant concentration. Starting muierial of si ausea manufacture is electronic grade silicon. EGS perepased suom MGB (metalluggical Guade silicon mas is synthesized from the one (sond on auatrite). The one is neduced to si by micing with excess of coxbon (coal, chowood chips) and heating in submerged electrode ouc funace. The 9:02 seact with excess carbon to seast form selicon combide (sec) at high temperature sic react with side to form si. Secre + Seo, (s) -> Si(Q) + Seo(9) + Co(9)

This is mas and it is 90% pa To convert MGis to EGS 1) Pysiolysis Method Sitty + Heat -> 82 + 2H2 si 44 (silone) EGS can be paroduced by pyerolysis method in which silone (sity) will be acacted with beat. The acucaron takes place at high temperature of 900c. The main advantage of using silane instead of Tolichlogo silane is lower production cost and less padaction of hadmfal bypacoduct

2) Siemann's process

Sithy + Heat Heat

Sithy + Heat


Sit

deposition

258Hcl3 + 2H2 -> 258 (EG)

nows has to be pulvoured mechanically and steacted with unhydrous hydrogenchloride to form Truchlorosilane. With the help of catalyst the steaction takes place at a nominal temp. of 30°C. The steaction leads products like sicly and chlorides of impurities, ht this point purification process occurs. It has to be done by fractional distillation as the products trichlorosilane and unwanted chlorides are liquids at soom temp. Purified 5itcl3 is subjected to chemical vapour deposition then it is reduced with hydrogen results electronic grade silicon and recovery of Hal.

courstal growth (sucation of ignots)



contol ogstem cioccuitorg.

Eas is a polycogstalline stoucture. Cz process is used to convert polycogstalline silicon into single cogstal silicon agnot. The moderial is then heated to a temperature 1500°C ie, slightly inexcess of silicon melting point 1420°C. A small single constal soot of silicon called seed constal is then dipped into the silicon melt. The conduction of heat the seed coystal will produce a reduction in temp of the melted incontact with seed constal to slightly below si melting point. The si will forceze opto the end of seed conjetal and end of seed crystal is slowly palled up of the melt it will pullup solidified mass of SE that will be a constalloguaphy continution of seed caystal. Both seed crystal and crucible are rotated but in opposite discettons dusting the constal pulling

paocess invadea to pavoduce constalline ign ingots

temperature and pulling rate are correctly chosen. The diameter of ingot is controlled by pulling rate and diameter of obout 100-150mm (4-6 inches). The ingot length will generally be the order of 3m. The crystal pulling is done in an inext gas atmosphere usually Ax Ox He and sometimes vaccum is eased. This is done to prevent, oxidation.

The furnace consist of crucible, crucible suppositional mechanism, Heating element and power supply and a chamber. The crucible material should be chemically unreactive with molten se, also the material should have high melting point, thermal stability and hardness. The material used for crucible is silicon nitrice and fused silica. Graphite is ased as crucible supposit as is it has high temperature proporties.

The caystal pulling mechanism consists of scaled shaft on chain, notational mechanism and

of dignowth process-pull rate and crystal riotation.

The pulling mechanism must have minimum violation and grant procession.

Relationship bla pull state and conjetal diameter

$$L \frac{dm}{dt} + K_L \frac{dT}{dx} P_1 = K_S \frac{dT}{dx_2} P_2$$

$$\frac{d\sigma}{dx} \rightarrow \text{Temp genadient of } \infty$$

$$\frac{d\tau}{dx_2}$$
  $\rightarrow$  Temp, gradient of  $x_2$ 

to square soot of caystal sadius. This is based on I order heat balance equ. which represents dominant heat flux changes during forcess, or is the constant temp surface which is isotherm just inside liquid. Dusting forcezing paocess which occurs bla these 2 points heat sicleased to allow the malted 97 toursform to solid state. This heat must be semoved form forcezing interface. It is a poismonly porocess of beat townsher upto the solid ingot when the caoss sectional areas preparational egu. O is neglected and equi will be i dm, where de de amount of forcezing per unit time

DEDONIE DESCRIPTION OF POST OF POST AND AND THE POST OF POST O

The control of the police of the part of t Amount of facezing - auto A -> Caoss s

Vp -> Pulling state ... A-> Cross sectional area

on many mensity of St communitions with proportions

(2) => L Vp AN = KS dT A2 South seed my temble of strong strong


madeinsum pulling state, Vp = Ks dt A2 = Ks dt dx2


Travelling of section of travel

Floatzone paocess is suited for small water production with low oxygen impusity. Here a poly caystalline Eas and is fused with single conjetal seed of desired direction and oxientation. This is taken in an inext gas farmace and melted along the length of the god by an taravelling RF coil. The St will : faceze onto the end of caystal seed and as the seed constal is slowly pulled out of the melt, it will pullap a solidified mass of si that will be a caystallogaphic continution of seed egystal. The movement of RF coil starts from the fused siegion containing seed and towards up as shown in sigure. When the coll moves up the segion below solidifies

with same caystalline oaientation as that of the seed caystal. The surrace is silled with an ineutgas like that to acclude gaseous impusity and odd desisted concents. Of dopand this since no caucible is needed it can be used to paraduce oxygen face si austers.

Disadvantage. - The difficulty is to extend this technique for large water since the process produces large no. of dislocations and hence it is used for small scale applications requiring low oxygen content waters.





tipped saws. And the ingot sweface is goowed to peroduce a constant and exact diameter with it is usually 100,155 on 150mm. Besone processing further ingots are checked for resistivity and orientation using 4 point perobe technique (for presistivity) and or stay differentiation at both ends. After this I am more flats are ground along the length of ingot. There are 2 types of flat -> primary flat - This is a ground related to specific egystal dispection. This act as a visitual suctexence to the oxientation of water and also as a mechanical locatox in the automated processing equipment.

> secondary flat - This is used for identification of worker, depart type and oxientation. After making the flats the individual confers are sliced proper securious thickness. Inner diameter slicing is most commonly used technique. As a final shaping step edge containing when a suddius is ground on the sings of the worker.

etched trustuling any dumage and contaminated stegions.
This is usually done in acid both with a minutuse of Hel, with a cid and acetic acid.

Polishing-the swefaces are polished firstly by a sough abbrasive polish and followed by a chemical mechanical polishing procedure (cop).

In crop since Sio, particles suspended in a acqueous sodium byderoccide solution is used. Wasers one typically, single sided on double sided polished.


 Decidation parties to the conversion of 81 works to 87 and 81 and 82 and 83 and 83 and 84 and


Prompose of growing oxide on 82

- · To serve as a mask agazort impliant on diffusion of depoint into si
- · To perovide surface passintion.
- To italize one device form another (dialectric italizan as appared to junction isolation.
- . To act as a component to 1908 staucture.
- · To pervide electrical isolation of mattlevel metalization caystals.

# Garath mechanism

Si exposed to ambient condition as a native outde on its surface, around 3nm thickness. But this is too thin for 1905 applications hence a thickness outde needs to be grown. This is doneby coordinate and underlying si to form si overde. This is a grown layer.





Thermal oxidation is a way to produce oxide layer on the surface of si water. This process torces an axialising agent to diffuse into water at high temp and react with it. Thermal oxidation usually personned at a temp. blace 800 and 1200°C resulting a high temp.

Daide layer. It may either use water or molecular oxigen as the axidant.

The oxidising ambient may also contain several % of HCl. The Chlosine sumoves melted ions that may occur in oxide layer.

Kinchics of Sion growth

Gras diffusion	1) 1	Gas	
Solid state diffusion	1	8802	gainal y -
Sloz fosimation	1. 11/30	Se-substrate	Property 3.

1. 1. h.	Henry 5	of diffusion	chemical xeaction		(cc,-cs)
Cg	layer Co	St02	· 92, [] ]	THE PARTY - I THE STATE OF THE	7 200
ic Lauk	$C_{S} \neq C_{0}$			Co, Co	Henry's how
flax	teconsposit	Tlax -	seaction   flux at A cotesti	$F_1 = F_2$	-E
By m	FI	F <sub>2</sub>	F3	n de podru	JoH ich

Deal gave model used top predicting oxide theckness for thempoly oxides larger than about 300 Å.

(18-0.1 mm) be it describes kinetics of si oxidation.

This model is generally valid for temps bla, 700 and 1300 c. The refuse 402 concentration in figure are,

Cg - Conc. of 02 in gas stream for from the water Cg - Conc. of 02 in the gas at the surface of si oxide interface.

Co - Conc. of 03 in the oxide at outer surface of water.

Ci - Conc. of oxidising species at inner surface of confer.

Ci - Conc. of oxidising species at inner surface

Oxidising species are occygen, transported from

bulk of gas phase to the gas interface with such Fi (gas townsposit slux). Townsposited across excisting oxide towards si with slax F2 (distusion slux). React at the St. Sto2 interface with fluor Fg (seaction flux at interface.

· Fox steady state condition Fi.F2=F3.

· By gas law, PV. NKT ox P. N = C\*= C If flax F, can be linearly approximated by assuming that slave of oxidant som gas phase to gas oxide intenface is propositional to the difference of oxidant concentration cg and cg. Fing (cg-cs); cg is directly propositional to Pg and Co is directly pappositional to Company points principles

$$\frac{P_g}{kT} = \frac{N}{V} = C_g \qquad (Bg Gas law)$$

$$\frac{P_g}{kT} = C_g \qquad (D_g Gas law)$$

$$F_{i}$$
 .  $hg$   $\begin{cases} \frac{P_{g}}{g} - P_{s} \\ \overline{kT_{ij}} \overline{kT_{ij}} \end{cases}$   $\begin{cases} \frac{P_{g}}{kT_{ij}} - \frac{P_{s}}{kT_{ij}} \\ \overline{kT_{ij}} \overline{kT_{ij}} \end{cases}$ 

where K is the Boltzman constant By-> Partial pressure of 02 is gas in home . .... gas adjacent to oxide scuface

Hensig's law states that equilibrican concentration of

peropositional to partice positioner swaroanding gas.

C\* & Pg on C\* + HPg H-> constant Illoulge, Co = HPS office at interloca. Sab in equ. of flux F,  $F_{I} = \frac{hg}{W_{I}} \left( \frac{c^{*} - c_{0}}{c^{*}} \right)$  | h  $\rightarrow$  Gas phase mass teransfer coefficient HKT Sharmon proposed in solid.  $F_2 \propto \frac{c_0 - c_0}{c_0 - c_0}$  where  $f_1 = c_0 + c_0$  and  $f_2 = c_0 + c_0$ in exchange in proposed in the to the factor of  $F_2 = \mathcal{D}\left(\frac{C_6 - C_6^2}{9ma} \cdot 2\right)$ If the flux F2 is a clated to the movement of the oxidising species with the oxidising lager ox diffusion of the oxidising species. Fick's law of diffusion Distusion is propositional to concentration gradient conc. gradient is defined as the statio of diffusion En concentration to thickness of oxide. Cooc. gaadient of Co-Ci on or of the Fo d Co-Ce some single with the contract of th

D → Diffusion coefficient ocide thickness

Flux F3 is related to reaction of Si with oxidising species. Fz & Ci

F3-Koco

 $K_S \rightarrow Rate$  constant of SE occidation

under steady state condition Fir F2=F3

Equating F3 and F1 Equating F2 and F3

 $K_{S}C_{i}^{\circ} = \underline{hg} \left( C^{*} - C_{o} \right) \qquad \mathcal{D}\left( \underline{C_{o} - C_{c}^{\circ}} \right) = K_{S}C_{i}^{\circ}$ Esta HKT in

Ksci = bgc\* - bgcb

HKT HKT

80 = 1 + K500 6x

DCo - CiD = Ks Croc

 $\mathfrak{D}C_0 = C_i \left( K_S \mathfrak{X} + D \right)$ 

Cc = DCo

$$K_SC_i^2 = \frac{K_S C_0}{\left(1 + \frac{K_S x}{D}\right)}$$

 $\frac{\partial^{2} h(c^{+}c_{0})}{\partial t} = \frac{\partial^{2} h(c_{0})}{\partial t} = \frac{\partial^{2} h(c_{0$ 

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{D} \right)$$

$$k_{S} + h \left( \frac{1 + k_{S} x}{$$

when diffusibility of and Co=ct. Here the oxidation process purely controlled by diffusion. Here oxidation nate depends on supply of axidant to the surface

is no difference blu the 1+ ks conc. of oxidising species from outer and inner surface. Here the oxidation rate depends upon chemical reportion rate constant (ks) so it is called reaction controlled oxidation.

To calculate state of oxide growth are define not as the not of oxide molecule in a unit volume of oxide layer. Growth state characteristics can be obtained by dividing the flux at interface by the not of molecules of oxidents per unit volume of  $\frac{dx}{dt} = \frac{F_3}{N_1}$ 

$$F_{3} = \left| \frac{1}{8} \tilde{c}_{c}^{2} \right| + \left| \frac{1}{1} \tilde{c}_{c}^{2} \right| + \left| \frac{1$$

$$\frac{dx}{dt} = \frac{kscs}{N_{J}}$$

No 
$$\frac{dx}{dt} = K_SC_0^2 = K_SC_0$$

$$\frac{K_SC_0^2 + 1}{D} = \frac{K_SC_0^2 + 1}{D} = \frac{K_SC_0^2 + 1}{D} = \frac{1 + K_SC_0^2}{D}$$

$$\frac{K_SC_0^2 + 1}{D} = \frac{1 + K_SC_0^2}{D} = \frac{1 + K_SC_0^2}{D}$$

$$N_1 \frac{dx}{dt} = \frac{K_S C^*}{1 + K_S + K_S x}$$

$$\int \left[ 1 + \frac{k_0}{h} + \frac{k_0 \infty}{D} \right] d\infty = \int \frac{k_s c^*}{N_i} dt$$

$$x + \frac{K_S x}{b} + \frac{K_S x^2}{2D} = \frac{K_S C^* x + P}{N_I}$$

$$\frac{2}{2} + \frac{1}{2} \times \frac{1}$$

$$P = \left(1 + \frac{Ks}{b}\right) \chi_i^s + \frac{Ks \alpha_i^s 2}{2D}$$

$$\begin{array}{c} x + \frac{k_s x}{b} + \frac{k_s x^2}{2D} & \frac{k_s c_k * x + \sqrt{1 + \frac{k_s}{b}}}{2D} & \frac{\kappa_s c_k * x + \sqrt{1 + \frac{k_s}{b}}}{2D} \end{array}$$

$$0x^{2} + x\frac{2D}{Ks} + \frac{x}{b} 2D = c \times \frac{2Dt}{N_{I}} + \left[1 + \frac{Ks}{b}\right] \frac{x^{2}}{2D} + x_{i}^{2}$$

$$x^{2} + x\left[\left(1 + \frac{\kappa_{s}}{b}\right) \frac{2D}{\kappa_{s}}\right] = \left[2 \frac{c^{*}D}{N_{1}}\right]^{*} + x_{c}^{2} + \left[\left(1 + \frac{\kappa_{s}}{b}\right) \frac{2D}{\kappa_{s}}\right] x_{c}^{2}$$

Let 
$$A = \left(\frac{1 + Kg}{b}\right) \frac{2D}{Kg}$$

$$13 + 2c*D$$

$$\Rightarrow x^2 + \theta x - 8t + x_i^2 + \theta x_i^2$$

$$= B \left[ + \left( \frac{x^2 + Ax^2}{B} \right) \right]$$

$$x^{2} + \theta x - B(t+3) = 0$$

$$x^{2} + \theta x - B(t+3) = 0$$

$$x = -\theta \pm \sqrt{\theta^{2} - (4x - B(t+3))} = -\theta \pm \sqrt{\theta^{2} + 4B(t+3)} = 0$$

$$\theta = \theta = 0$$

$$\theta =$$

$$AS t \rightarrow 0$$
,  $x = \frac{B}{A}(t+\overline{b})$ , linear  $A \rightarrow 0$ ,  $A = \frac{B}{A}(t+\overline{b})$ , linear  $A \rightarrow 0$ , parabolic

migral with the length couper , say to white

(ati) t

follows a linear state of growth when took oxidation follows a possobolic store of goodth.

Relationship blw oxide govowth and oxide thickness x 6+ 4x -8 (++2) = 0

$$x^{\ell} + Ax = B(t+\overline{b}) = 0$$
  
 $x^{\ell} + Ax = B(t+\overline{b})$ 

diff. w. st. to to on both sides

$$2x \frac{dx}{dt} + \frac{dx}{dt} = B \frac{dt}{dt} + 0$$
 [  $t = constant$ ]

$$(2x+1)\frac{dx}{dt} = B$$

dr => occide goiowth side ((1))

 $\infty \rightarrow \infty$  occide thickness

doc slows dows withour increase in oc.

Impublity segulegation

Impusities both intensional and unintentional are intenduced into si ingot intentional doponts one mixed into melt olcowing enystal growth. While

different solubility in solid and melt. And equille. Seguagation, coefficient k. can be defined as noted of equilic conc. of impurity in solid to that in liquid.

 $K_0 = \frac{C_S}{C_L}$  (Conc. of impusity in solid)

9 Cz paocess

In si ingot which should contain 10<sup>16</sup> Boxon atoms/cm³ is to be govern by Cz technique. What conc. of Boson atoms should be in melt to give the stequised conc. in ingot If the initial land of si in the caucible is coky. How many governs of Boson (atomic weight = 10.8) should be added. The density of molten si is 253g/cm³. Given sequegation constant ko = 0.8.

f) Given,

no. of bosion atoms =  $10^{16}$  atoms/cm<sup>3</sup>

malten Silican = 60 kgko = 0.8Atomic weight = 10.8Density of Si =  $2.53g/\text{cm}^3$ Ko =  $\frac{C_s}{C_L}$   $C_L = \frac{C_s}{K_0} = \frac{10^{16}}{L} = 1.25 \times 10^{16} \text{ cm}^3$ 

```
Dorostly of 38
 GOX 103 29. -115 x 103 cm3
  Conc. of bosion atoms in the melt - C, * melt volume
           1.20×1016×2.3.715×103
             2.96 x 1020 Boston atoms
    1 Avagadoro
  No. of genons of Boxon. 2.96 x 10.8
              10.89
Theamal a oxidation
2) A 1000 A Séo2 layer grown in long o2 at 1000°C followed
  by 0.5 µm thick axide in wet oxidation at some temp.
  Determine total time of oscidation.
 Given, a 0.1 m
   B. 0.12 µm2 / box
   B/A = 0.07 un/box
    x^2 + Ax = B(t+7)
                           Activas Somme
    (0.1 x106)2 + 0.1 x106
      ty = 1.8-1 has
```

$$8 (8/A) J.27 J.27 J.27 O.J13h948 O.J27 O.J13h948 O.J27 O.J$$

Mathematical analysis of diffusion inpuder to fully characterise diffusion we need to determine following posameteus,

- (1) How for clopant otomo go inside the semiconductor atoms 1 (2) Doplog perofile
- (3) where the junction is present
- (4) conc. of improvity at sanface.
- (5) Det emine there we need to perform mathematical apolyeis

Constant source diffusion 11110 (x Impusity concentration at the surface is is maintained at a constant level thoroughout the distusion cycle. Bourdony conditions cone, c(0,t)=cs, c(x,t)=0,0(00,0)=0

Solving Fick's law.  $C(x,t) \cdot c_s \exp\left(\frac{x}{2\sqrt{Dt}}\right), t>0$ exist -> complementary exercises function of -> distance in cm oc -> distance in cm t -> Time fox diffusion in seconds. D -> Diffasivity eafc (x). 1- eaf(x) ex f(x) = 2 / ex day somoto tought is to cold (1 To obtain total amount of impurity, Q = (a, i) dx  $\int c(x,t) dx = \int c_s \operatorname{ext}_c\left(\frac{x}{2\sqrt{Dt}}\right) dx$ Let  $\left(\frac{x}{2\sqrt{DE}}\right)^{\frac{1}{2}}$  is hosti for proof some cloc = dz. 2 \Dt  $Q_{7}$ ,  $\int_{C_{8}}^{\infty} e^{y} dz$  (x)  $2\sqrt{Dt} dz$ Co 2/Dt (cofc(x) dx

Depth of diffusion, c(x,t) -  $c_s$  ease  $\frac{x}{2\sqrt{Dt}}$  $C_{\mathcal{B}} = C_{\mathcal{S}}^{(n)} exsc \left( \frac{x_{\mathcal{S}}^{(n)}}{2\sqrt{Dt}} \right) \left( \frac{x_{\mathcal{S}}^{(n)}}{2\sqrt{Dt}}$ Let CB be the ant of impusity in semiconductor before caseign out the diffusion also called background diffusion. The depth of diffusion is equal, to the backgaround cope of parity. Cost = C8 fox depth of diffusion c(x,t).  $c_s$  enfo  $\frac{x}{2\sqrt{pt}}$  $\frac{C_B}{C_S} = eg.fc\left(\frac{x_j^{\circ}}{2\sqrt{Dt}}\right)$ 

In the fabrication of manalithic ics constant source diffusion is commonly used for isolation and emitter diffusion because it maintains high scurface conc. by a continuous intenduction of abpant.

Limited source diffusion / const dose diffusion / prive in D

Here it predetermined ant of impurity is introduced into the crystal, the diffusion takes place in 2 steps

and deposited on se wasen during a sposit-teme.

(ii) Derève en step-Impusity source es tweed off and anot of impusities already deposited during = step alie allowed to diffuse into the se water. with these type of dissusion the depth of the penetsiation of impusitles dusting paie deposition step is assurand to be megligible as composed to the final are depth after completing the drive cycle. Gaussian

(1)  $\int_{C}^{\infty} (x,t) dx = Q_{T} \quad \text{constabt} \quad \text{conc.} \quad \uparrow$ (2)  $C(\infty,0) = 0$ 

(3) c(4,6) = 0

Solving Fick's Jaw,  $c(x,t) = \frac{8\pi}{\sqrt{\pi}Dt}$ 

distaibution

In this case total and of imposity atoms is constant and southice conc. decreases as a function of time. A finite quantity of diffusing matter is placed on se wofer diffusion paragaresses faion this limited source and 18th is assumed that all dopont is consumed during the parocess.

at most of material placed on surface before n -> Distasion coefficient ac -> " distance t -> " time and the por Develor Sasiface concentration It can be calculated by substituting o in equ.  $\sqrt{\pi Dt}$  =  $\frac{e^{-\alpha c^2/4Dt}}{\sin \omega t}$  surface conc. decreases Cs QT Topico doth Idention depth

It is the point in the isomiconductor were impurity Janction depth conc. is equal to background doping conc. i.e., at  $c = C_B$  and  $x = x_0^2$ CB - 1 TIDE ( CHIM) CHI SOLON IN e 2 /ADE CB TODE of stop let is done desire of the stops it to tilling in dop in the language of p a constant some

 $\frac{C_{B}\sqrt{\pi Dt}}{Q_{T}} = \frac{1}{e^{\infty j^{2}/4Dt}}$   $e^{\infty j^{2}/4Dt} = \frac{Q_{T}}{C_{B}\sqrt{\pi Dt}}$ Taking natural log on both sides,  $\frac{2j^{2}}{4Dt} = \ln \frac{Q_{T}}{C_{B}\sqrt{\pi Dt}}$   $2j^{2} = 4Dt \ln \frac{Q_{T}}{C_{B}\sqrt{\pi Dt}}$   $2j^{2} = 4Dt \ln \frac{Q_{T}}{C_{B}\sqrt{\pi Dt}}$ 

Diffusion systems

Impusities are diffused form their compound source. The method of impusity delivery to the water is determined by nature of impusity source. 2 step diffusion is widely used technique. Type of impusity diffusion whether complitmentary evans in distribution on Gaussian distribution is determined by the choice of operating condition.

2 step diffusion consists of pac-deposition step and drive in step. In the Josephsen step a constant source

diffusion is cassifed out for short unity to the temp. 100°C. In later step impurity supply is shut off and existing dopont is allowed to diffuse into the body of seniconductor at a temp. 120°C in an exidising atmosphere. Oxide layer which forms on the surface of answer during this step prevents further impurities from entering, already deposited impurity preside is a for of diffusion conditions, a temp, time and diffusion coefficients.

#### Diffasion famace

From the various type of diffusion process a sessistance heated tube favinace is a discally used. Tube favinace has a long hollow opening into which a quantz tube about 100-150mm in diameter is placed. Temp. of favinace is kept at 100°C, temp. within favinace can be controlled by 3 individually controlled adjascent resistance clements. So where to be processed one stacked up vertically into slots in a quantz boot, and invent into the farinace tube.

D = 10 16 m2/sec at 1150°C Solid solutility 5x1026 atomos/m3 Diffusion of ptype impusity, boston is an exclusive choice as an accepted impunity in st. It has a moderate D, which is convenient son paccirely controlled diffusion. Surface conc. can be widely varied due to ets solid solability. Quantz Si waters boat 800c foge pooding In loading holder

B2H6 02 N2 (psicincipal gas)

(Gioseocis 90-99%

Sociace)

 $\begin{array}{l} \text{Si} + 0_2 \rightarrow \text{SiO}_2 \\ 2B_2H_6 + 36_2 \rightarrow B_2O_3 + 6H_2 \end{array}$ 

Boxon diffusion using diboxone source is a gaseous source of bosion. This can be disectly interoduced into diffusion funce. A no. of other goser and metered into funnace. Principal gas flow in the favorace will be No which acts as a gelatively inext gas, and is used as a cassilest gas to be a délatant don other mone ocactive gases. Na canaled gas well generally makeup 90-99% of total gas flow. A small and of of and very small omt of gaseous source of Boson well makeup nest of gas flow. The following reactions will be occurring semultaneously at the scorface of se wasers. This process is a chemical vapous deposition (CVD) of a glassy loyex on si swiface, which is a mixture of Si gloss and Boson gloss is called Boson Silica glass (BSG). BSG glassy layer és a viscous liquid at a diffusion temp. Bosson conc. In BSG is s si swiface will be saturated with Boxon at solid solubility limit throughout time of diffusion process as long as BSG siemains priesented. This is a coastant source diffusion. It is often called deposition diffusion

## Mathematical Amagies of Difficion In order to fully characterise diffusion we need to deturning the following parameters o how for the dopent atoms mais go inside the semicondudo along. I don't e doping perofile O where the frenction & person O Conc. of imprivilty at the Buyace. To determine these powermeless we need to & porform mathematical analysis. 1. Constant surjace concloysusion from un limited source

Here the impurity conc at the someonductor surjace

& maintained at a constant level through out diffrence cycle. The boundary conditions are C(0, t) = C8. CCs is the surjace concentration) C(oc, t) = 0 Clone. of comparaty at x=0. gnom surject) c (x, 0) = 0 (conc. of improvity before difficients a convictoret). solving Fick's law the boundary condition.  $c(x,t) = G ex Fc \left(\frac{x}{a\sqrt{D}t}\right) t > 0$ Exfe - complimenting ever function x- distance in con. or fir) = The 2 - 20 yrusionvily constant t - time for deffusion in sec. enfect) = (- exten) Sertech) de = The plot shows that wisespective of the duration during which diffusion is laveried out all the 3 comes starts at G. ie snowfa Cone is always Constant To oftain Total Amount of Imprisity To calculate the total consunt of improviley which has been introcluced into the semiconductor during dyfrinon we calculate the area under the aviace

$$QT = \int_{0}^{\infty} e(x,t) dx$$

$$= \int_{0}^{\infty} c_{\delta} \exp \left(-\frac{x}{2\sqrt{10}t}\right) dx$$

$$\text{Let } \frac{x}{2} = x.$$

$$\frac{dx}{a\sqrt{a}t} = dz$$

$$dz = a\sqrt{at}$$

$$dz = a\sqrt{at}$$

$$dz = a\sqrt{at}$$


$$dz = \sqrt{at}$$

$$dz = \sqrt{at}$$

## n Depth of Diffusion

Let Co be the amount of impurity in the semiconduct before coverying out diffusion this is also called as back-ground concentrations.

The depth of diffusion on function occurs when the Conc of impossing due to adjustion is equal to the back of acound conc. Let this depth be  $X_1$  then at  $x=x_1$ .  $C=C_B$ 



# Surface Concentration

of can be calculated by substituting x=00 in eqcit

# Trenction Depth

It is live point in Beneconductor whole the impush is equal to the backguound dopping conce.

$$c(x_j;t) = \frac{9\tau}{\sqrt{\pi o}t} e^{-x_j^2/40t} = c_0$$

$$\left( \frac{CB\sqrt{\pi D}F}{QT} \right) = \frac{-3e^{2}}{640E}$$

$$CB \sqrt{\pi \omega t} = \frac{1}{2J^{2}/40T}$$

$$\frac{e^{3J^{2}}}{440T} = \frac{CB \sqrt{\pi \omega T}}{440T} = \frac{OT}{OT}$$

$$\frac{e^{3J^{2}}}{440T} = \frac{CB \sqrt{\pi \omega T}}{OT} = \frac{OT}{OT}$$

$$\frac{e^{2g^{2}}}{4.0T} = \frac{CB\sqrt{X0T}}{9\pi} \frac{4007}{CB\sqrt{720T}}$$

mix fue of silica & Boson glass, is called

The Bsbi , is a vision liquid at diff. tempuatruses.

The Boson conc. in Bs in is such that the si surface will be saturated we boson at a solid solubility limit throughout the time of diff. process as long as Bs in remains present. This is a const. Source Diff.

et is offen called deposition ditf.

Diffusion of ptype impurity


This diff. step is reterred as predeposition step in which the dopant atom deposit into the surface segions of hi water

The borossilica glass is pretenable because it protect the si atoms trom pitting on evaporating and act as getter for unclensable impulities in the si.

The predeposition step is tollowed by a second deff process in which the external dopand some. (BSU) is removed such that no additional (BSU) is removed such that no additional dopanets enter the si. During this diff. process, dopanets enter the si. During this diff. process, the dopants are already in the si, more further and are their redustribuled.

The Jn. depth Tees and at the same time, the sentace cone. decreases. This type of diff. is called driving on limited source diff. ( yoursian distribution)

Boson Ditt using Boso Boson tou Bromide Souce:



This is a liquid source of Boson in this case, a controlled flow of Laceier gas is bubbled through Brenon tribsomide soln. which with Oxygen again produces been Boson trioxide (Boso vilica Glass) at the

Solution of the washes as put the above eqn.  $4BBr_2 + 3D_2 \longrightarrow B_2D_3 + 2Br_2$   $S_1^2 + D_2 \longrightarrow S_1^2$  (gray)

Dithusion of N-type Impulity:

For Phosphorow diff. such compounds as phosphine LPH3) and Phosphorow Oxythloride (1043) can be used in this case of diff. using pous, the suarchons occurring at the si water sufferer will be

nan

4 POU3 - 2 P2 D5 + 6 Cl2 (Phosp.glass)

This will result in the product of grassy layer on the si water that is a mixture of Phosp. glax & si glass called Phosphososilica glass (PSU) which is a viscous liquid at ditt. temp.

The mobility of Patom in this glassy layer and this P cone is such that , the P cone at & surface will be maintained at solid solubility limit throughoud the time of diff. process.

The rust of the proocess tor p diffusion is similar to Boson diff. i.e., affer prediposition step, diving during deposit diffusion is caused out.

Other common N-type dopants are Antimony and Amenic These doparts have low diff conet. Therebow, they are wetred materials too earlier diff. stages such as Not build layers. Antimony is sometimes preferred because ît's les toxic but assenic has a higher solid solubility limit and can provide bigger surtaire concentration of dopants.

From the second that is not and the

in the display of me trust tours. and.

The Medical Control of the State of the Stat

ment of the manner of the second of the second

. M. Marie in American

### Puopenties of Diffusion:

- Deolid solubility & dopart 1, SC 1
- 2) Diffusion timp.
- s) Pithusion time.
- 4) soutail cleanliness and detlets in & cystal.
- per unit volume can be added tou a specific diffusion, that means, humber of atoms per unit vol. must be less than solid solubility limit.
- entire area.
- 3) BH. Time: Include a diff hime of diff. Locof. D have similar effect on in depth. For gaussian distre, the net conce will decrease also to Impurity compensation and can approach o with increase in diff. Hime.

Fou constant source ditt, net impulity the diffused side of pn gn. shows a steady state inclease with time.

4) The si suitair must be prevented against contaniminant deuing ditt. which may interfere with unitarnity of diff. profile.


The crystal defects such as dislocation may to produce localize impulity conc. This results in the degradation of in chaia.

MODULE: 2.

15591: Method of isolation ext component Fabrication:

Yaris ditt. platu. x axis diff. plates. luon Implantation: light u and electe - First Mutical watu. source.

white it is a world in the terms of the



lon Implantation. Impuelty profile.

Ion implantation s/m consists of:

i) con source

ii) man separaton

iii) acceleration hube

iv) scanning s/m.

contains derived implant species like Assane, Phosphane and Boson tu Husuide (BF, feed

The field gas is exposed to à high energy is which is produced by heating a filament using elettie weent.

These high energy is strike the tred gas & break the moleulu to form individual atoms.

Mars syruator;

Lons extracted from source contain deff. ion species

tuavel at a relatively & speed into mass lep. chamber. chamber consists of an anaylzed magnet shaped at go. Mg. filld of analyzu magnet lause the ion species to be detlected into an acc. If the mg. field strength o B, lon charge is Q, then the ion moves in a circle of radiu given by  $r = \frac{1}{B} \frac{\int dVm}{a}$ 

Vm is the source volt- into mass of ion. The mg. field B can be adjusted such that only the desired ion will pass through the stit and others will be rejected. print was a said

Acceleration hube: To achieve additional ion accelliation, the Pons which come out of m.s are accelerated in an E inside the the acc- wlumn.

Inclasing the acc. voltage will incuase the ion implantation on jn. depth into the water.

Scanning slm:

Electrostatic scanning deflects ion beam across a stationary water by applying specific controlled volt to a set of ny deflection plana.

ion implandation puotile: (gragn deawn before)

#### Range Theory:

lon stopping: As each implanted ion enters the target, it undergous a series of collision with target atome until 9+ finally come to rest at some depth.


This depth is called projected range expressed in

Purojuted range depending on impurity used and the implantation energy.

There are 2 basic ion stopping mechanism by which an energetic ion are brought to rest 1) Nucleus stopping .... In his lasting

2) E shipping. I hat militie win com in home and

Nucleus Atopping: The tre ion scatters as it encounters trely charged nucleus. The nucleus stopping & elastic so the energy Lost by incoming ion is transferred to the target atom. Thus, it distorate the target nuille teem their orginal state. is jet istnown granodati to a contract of the second of



. 100 implantation perofile in a gaussian distribution.

· Implantation of ions expressed as a to of dist x toom

 $N(n) = Np. exp(-(x-kp)^2)$ the surface

where Np is the peak cone of implanted ions. when n=kp.

N(n) = N(Rp) = Np.

 $Np = \frac{0}{\sqrt{2} \pi Rp} = \frac{0.40}{0 Rp}$ 

Q's the implantation tous dose given by

Q = 1 / I dt, where A = area of implantation. I = tondr Implantation

beam current

DRP à straggle deviation in projected mange.

LSS Theory of lon Implantation:

Electron stopping: It is caused by the intuaction of ion with a cloud of is surrounding the tauget atoms. Eleuteonie stopping & gêven by:

$$Se = \left(\frac{dE}{dn}\right)e = KJE$$

# Nucleus stopping on = (dE)

Total stopping power = N(se+Sn) N=no. of implanted ions

$$S_T = N \neq \left(\frac{dE}{du}\right)_t + \left(\frac{dE}{du}\right)_n$$

Implantation dosage Q: It is the no. of implanted ions per unit surface area.

$$Q = \frac{1}{A} \int \frac{I}{9} dt$$

Annealing:

After the ions have been implanted; they are I They are lodged principally in intestitial position, in the Si cuptal structure and surface region into which the ion implantation has taken place will be heavily damaged by the impact of high energy ions. The disc-array disaway of si atoms in the surface region is often open to the extend that this surface region is no longer ceystalline in structure but

region back to well-ordered crystalline state and to allow implanted ions to go into the substitutional sides in the crystalline struct. The water must be subjected to annealing process.

The annealing process usually involve heating of waters at a temp. of 1000°c. tou about so mins.

Most commonly used annealing techniques are laser beam L i beam annealing.

In such annealing techniques only the studace sugion of the water is heated and succeystallized.

eingle crystal structure, impurity  $\times \times \times \times \times$  atoms moving in certain din can find  $\times \times \times \times \times$  an open corridor or channel blw crystall atoms. The ions are moving down through this channel by extended oxillations that result more thannel by extended oxillations that result more dep deeper penetration into the target atoms.

$$N_B = N_P \exp \left(-\frac{(n-R_P)^2}{20 R_P^2}\right)$$

$$\frac{NB}{Np} = enp \left( -\frac{(nj - Rp)^2}{20 a^2 p} \right)$$

$$\ln \frac{NB}{Np} = -\left(\frac{n\hat{y} - Rp}{20 R^2}\right)^2$$

$$\ln \frac{N\rho}{NB} = \frac{(nj - k\rho)^{2}}{2\Delta k^{2} p}$$

$$(nj - k\rho)^{2} = 2\Delta k\rho^{2} \times \ln \left(\frac{N\rho}{NB}\right)$$

$$(nj - k\rho)^{2} = 2\Delta k\rho^{2} \times \ln \left(\frac{N\rho}{NB}\right)$$

$$nj - k\rho = \sqrt{k\rho} \left(\ln \left(\frac{N\rho}{NB}\right)\right)$$

$$nj = k\rho + \sqrt{k\rho} \left(\ln \left(\frac{N\rho}{NB}\right)\right)$$


$$2 \times \sqrt{k\rho}$$

$$2 \times \sqrt{k$$

- Advantages : / / to plan la distribution la di Precise control of dopant conc.
- 2) control of dopant peretration depth. 1 Over 380 . And 1 of 1 - 2 a site
- 3) Do pant unikumiky 4) dow temp placessing!

Disadvantaqu: i) con implant equipement is highly expensive.

e) High inergy ioni may damage cystaline structure. In some case it can't be tomplet hully repaired through Hepairing proces. it had a self and



Epitaxy means allanged upon. In Epitary, a mono cystalline film is tormed on the top of the monocystaline suctare.

Thur Epitany is a crystalline growth process in which foundation layer out as a seed crystal

The Epitary layer tormed on substrate may be non p-doped.

FOR p-type doping diBorane and tor n-type doping, phosphine are used with the scheme of GU4 Hyd. gas. The Epitaxial growth of pure Quan be depresented as

SiU4 + 2H2 === 8i+ 4HU

Hounly 2 type of Epitaxy:

1) Homo Epitaxy: when an epitaxial layer 4 substrate
on which yitaxy layer formed are of same

material. His homo epitary. 19: Si grown on si subrate.

2) Hetero Epitary: The epitarial layer & substrate on which epitarial layer is tormed is not of identical material.

Advantage OF Epitaxy:

- 1) Duignes can control the doping in the steature.
- e) using epitaxial stuuteurs, putormance of RAM & mos us can be improved.

domain 41

- 2 main epitarial process:
- i) Vapous phase epitary ii) Holeulas beam epitary

In chemical vapour deposition, the film is formed on the soutage of the substrate by thermal decomposition and by the reaction of various garrows compounds. As in exp, the epitaxial layer is tormed from garrows vapour phase, hence it is called vapour phase epitaxy.

SiH4

SiHUS

SiHUS

SiHUS

SiHUS

SiHUS

SiHUS

ASHS

Moleulai Brain Epitary based on evaporation

It is a process of forming tormation of atomic Layer

by atomic Layer crystal growth based on the reaction

of molecular on atomic beams with a heated

of molecular on atomic beams with a heated

crystalline substrate performed in a tult ultra high

varient env. (100 x - 10-10 Tore.)

In MBE, the him is evaposated & deposited one layer at a time in this process, no chemical kni are considered.

The term molecular beam refers to a unidirectional dynamatic flow of atoms or molecular having no collision among them.
Nain parts:

· Effusion cell:

The main p

· Reaction chamber

- · read que (uetlective high energy i sutraction s/m)
- · husresunt succn.
- · Shaff mechanism

Effusion all is a highly controlled and efficient deposition source for mbE, it readiately heat turi vincible of close coupled thumocouple to ensure stability.

Ethusion-process in which que escape from a container through a diameter considerable smaller than mean tree part of molecules.]

The growth next of MBE is typically 0.012, 0.3 pm/min. MBE is careixed out under temp. stanging b/w 600°c to this present in comparatively low temp.

As this puoces is very expensive, it is extensively used in special applications such as yake technology, on insulator & si on sulphicle technology sapphice

ion

Adv. of MBE Over the CVD


- · Low temp. ploces, : advantagreous tou visi technology
- · Auto doping & aleto diff. ale minimized (diffusion)
- · Ho wed too generating complicated doping probles at as it regulates amount of dopant.
- · As MBE is based on evaporation of si, hence no chemical uns involved in it.

Disadvantages:

- · Vuy dithiult to maintain a vuy low pressure of 10<sup>-3</sup> to 10<sup>-10</sup> Tou due to the formation puteet & pure uystalline & turcher.
- · vuy Expensive
- · yeowth late of MBE is 0.01 to 0.3 µm [min which is very small compared to crp. [1 mm/min]


20111 140


## cmos invector:



nmos, lo, D-S pmos, lo,  $S \rightarrow D$  BICHON THAT YOU Transistou Switch Model

1	condn	State of Mus
NMOS	Vys Z Vin	OFF
-7.5	vgs>Vin	ON 🤚
pmos	Vgs L Vtp	
pmos	Vgs > Vt	d on





Low Input Voltage

gab

No

de


Milen Y and A mark

11 - 5 'al 'ami

dogic swing at the ofp is VOH-VOL, VOH is the ofp high volt of the ext P.e. Vpp.

NOL & the ofp low Volt. of the chi, f.e, D volt. dogic Lwing . Vpp-0 . Vpp,

this is eq. to the value of full power supply. This is called full wait ofp.



dogie High Input

when Vin=VDD · Vous = Vin = VpD Vuse-Vs-Vu = VDD - VDO PMOS OFF

mil -pal smil

spring. It he T

1. . . . . . . . . . . .

Voc= low value of o/p=ov VoH = high value of olp = NDD VIL = DV = î|p v value VIH = Input high value= VPP

to my brazin and

HIN BUT

(11 - 11 V ) 1 - 01

to some the news

mal - ent


Deain werent ean of mos Francistos.

7. Jain- Ans. 14 1 148

Sakuation of Nmos transis. Thappens at Vsat = Vous - Vap. and sat of pmos transis happens at Vsat = Vous - Vap.

with all the property of as you have it do that

and the second of the first



At Threshold voltage:

(Vm)

PMOS sat, NMOS sat

Drain wrent ean of mos flansis.

our miles apal boyal - buy

Your P. Waller C. Ib.

VIL = Er = TIP V value

Ion = 
$$\frac{\beta n}{J}$$
 (VGS N-VTn)<sup>2</sup> General:

$$lp = \frac{\beta}{2} \left( V_{UIS} - V_{+} \right)^{2}$$

Saturation of Nmos transistor happens at Vsat = Vous - VTn

and sat. of pmos tuans - happens at Viat - Vous - VTP

1 d / 12 1 + 1

Africa to come a come to bedraying to me affil pe

The state of the s

$$lpn = \frac{\beta n}{2} \left( \sqrt{m} - \sqrt{n} \right)^{2}$$

$$\beta n = kn \left(\frac{w}{L}\right)_n$$

$$\beta p = kp \left(\frac{w}{L}\right)p$$

1 11 11 11

IDN-10,

$$\frac{Fn}{F}(Vm-1tN)$$
,

 $\frac{Fr}{g}(Vpp-Vm-|Vir|)$ 
 $\frac{Fn}{g}(Vm-Vt)$ ,

 $\frac{Fn}{g}(Vpp-Vm-|Vtr|)$ 
 $\frac{Fn}{g}(Vm-Vt)$ ,

 $\frac{Fn}{g}(Vm-Vtn)$ ,

 $\frac{Fn}{g}(Vm-Vtn)$ ,

 $\frac{Fn}{g}(Vm-Vtn)$ ,

 $\frac{Fn}{g}(Vm-Vtn)$ ,


 $\frac{Fn}{g}(Vpp-Vm-|Vtp|)$ 
 $\frac{Fn}{g}(Vm-Vtn)$ ,

 $\frac{Fn}{g}(Vm-Vtn)$ ,

 $\frac{Fn}{g}(Vpp-Vm-|Vtp|)$ 
 $\frac{Fn}{g}(Vpp-Vm-|Vtp|)$ 
 $\frac{Fn}{g}(Vm-Vtn)$ ,

 $\frac{Fn}{g}(Vpp-Vm-|Vtp|)$ 
 $\frac{Fn}{g}(Vpp-Vm-|Vtp|)$ 
 $\frac{Fn}{g}(Vpp-Vm-|Vtp|)$ 
 $\frac{Fn}{g}(Vpp-Vm-|Vtp|)$ 
 $\frac{Fn}{g}(Vpp-Vm-|Vtp|)$ 
 $\frac{Fn}{g}(Vpp-Vm-|Vtp|)$ 
 $\frac{Fn}{g}(Vpp-Vm-|Vtp|)$ 
 $Vm = \frac{Fn}{g}(Vpp-Vm-|Vtp|)$ 
 $Vm = \frac{Fn}{g}(Vpp-Vm-|Vtp|)$ 

BP/Bn <1, low skewed BP/Bn >1, high showed.



(BYBA) FOR high skewed inverted chave, charact shifted to suight and.

u

Fou low "

left end

$$Vm = \sqrt{\frac{50}{35}} \times 0.6 + 5 - 10.6$$

$$1 + \sqrt{\frac{50}{35}}$$


FOR symm. inventou Bn=Bp. PHOTOLITHDGRAPHY:

Negative photomenst . Burnes însoluble affer exposure

- . when developed, the unexposed pouts dissolved
- · Cheapor


Positive Photomerist

- · Buomes soluble affer exposure
- . when developed, the exposed parts dissolved
- · Better resolution



A KTU STUDENTS PLATFORM

SYLLABUS
OF TOUR OF TO



DOWNLOAD IT FROM GOOGLE PLAY

CHAT
A FAQ
LOGÍN
E
N
D
A
R
E

 $M \cup$ 

DOWNLOAD APP



ktuassist.in

## APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY

STUDY MATERIALS





a complete app for ktu students

Get it on Google Play

www.ktuassist.in

Learning Outcomes,

Student will be able to explain the Static, dynamic, Short circuit power consumption and sources of power consumption

## **CONTENTS**

- INTRODUCTION
- STATIC POWER CONSUMPTION
- DYNAMIC POWER CONSUMPTION
- SOURCES OF POWER CONSUMPTION


## **INTRODUCTION**

- I. Static power consumption : due to leakage current drawn from the supply
  Leakage currents
  Subthreshold current
  tunnelling current
  reverse biased diode leakage currents
- II. Dynamic power consumption
   Charging and discharging (switching) power dissipation
   Short circuit power dissipation

# CMOS inverter mode for static power consumption

In static condition CMOS is either in ON or OFF , they are not switching from one to other V or I =0 in these two states, power dissipated is "0"

#### **Basic CMOS inverter**







Figure 1. CMOS Inverter Mode for Static Power Consumption

## STATIC POWER CONSUMPTION

- Static power is defined as the power consumption due to constant current from Vdd to Ground in the absence of the switching activity.
- Static Power dissipation not related to clock frequency or switching activity.
- It occurs when PMOS and NMOS transistors are operating in quiescent mode
- Reasons for static power consumptions
  - 1.reduction in transistors channel length
  - 2.reduced gate oxide thickness
  - 3.reverse biased diode leakage currents

# Sources of Leakage current





These are the 6 short channel mechanisms causes static power dissipation

- 1. Reverse bias pn junction leakage
- 2.Subthreshold leakage
- 3.Gate oxide leakage(tunnelling)
- 4. Gate induced Drain leakage
- 5. Channel punch through tunnelling
- 6.Gate current due to hot carrier injection
- 1,2,4,5 are off state leakage mechanisms
- 3- tunnelling occurs both in off and on states
- 6- can occur in off state, but more typically due to high electric field during active mode of operation.

### • 1.PN JUNCTION REVERSE BIASED LEAKAGE CURRENT

- Source and drain junctions are normally reverse-biased, so they will leak current
- increase with scaling since doping levels are very high
- breakdown voltage decreases as doping increases





#### 2. SUBTHRESHOLD LEAKAGE CURRENT

- Subthreshold or weak inversion conduction current between source and drain
- It occurs when the gate voltage is below the threshold voltage, Vth.

$$I_{sub} = I_{s} \cdot e^{\frac{q(V_{GS} - V_{T} - V_{offset})}{nKT}} (1 - e^{\frac{-qV_{DS}}{KT}}) \qquad P_{static} \approx I_{sub} V_{DD}$$


- Subthreshold leakage is the most important contributor to static power in CMOS
- Note that it is primarily a function of VT
- Higher VT, exponentially less current!

#### • 3.GATE OXIDE LEAKAGE (OXIDE TUNNELLING)

- tox has been scaling with each technology generation
- We have reached the point where tox is so small the direct tunneling occurs (tox < 2nm)
- $\triangleright$  Gate leakage = f(tox, VG)
- The downscaling of the gate oxide thickness increases the field across the oxide.
- Results in electron tunnelling from gate to substrate or from substrate to gate.
- NMOS leakage is 3-10X PMOS leakage (electrons vs. holes).
- ➤ Below 20 Angstrom, the leakage increases by 10X for every 2Angstrom in gate thickness reduction

#### 4.GATE INDUCED DRAIN LEAKAGE (GIDL)

- Prain-to-substrate leakage due to band-to-band tunneling current in very high field depletion region in gate-drain overlap region
- When gate biased to cause an accumulation layer to form the silicon surface, silicon surface under the gate has same potential as the p substrate.
- This accumulated holes acts like the P region more heavily doped than the substrate.
- Thus the depletion layer narrowed causes field crowding, peak field increases.
- Results in Band –Band tunneling
- Thinner oxides, lightly-doped drains and high VDD



#### 5.CHANNEL PUNCH THROUGH TUNELLING

- In short channel devices, due to the drain source proximity, depletion regions at drain-substrate, substrate to source extend in to the channel
- Depletion boundaries decreases with channel length reduction.
- Reverse bias increases with the increase in Vds, results pushing the boundaries from junction
- Combination of channel length and reverse bias causes the depletion region to merge, this is called punch through
- The drain voltage beyond the punch through, lowers potential barrier for majority carriers.
- These increases the subthreshold leakage current.
- VPT is proportional to NB(L-Wj)
- L is the channel length, Wj is the Junction width, VPT is the punch through voltage., NB doping concentration at the bulk

### • 6. GATE CURRENT DUE TO HOT CARRIER INJECTION


- Due to high electrical field near Si/SiO2 interface, electrons or holes can gain sufficient energy to cross the potential barrier
- These carriers enter in to the oxide layer
- This is known as hot carrier injection.
- These hot carriers create leakage current instead of flowing through the channel region.
- Affects the subthreshold value, changes the switching characterestics.

- Static power dissipation is given by,
- $P(stat) = V_{DD} \cdot I_{DD(stat)}$
- IDD(stat) is the sum of all leakage currents contributes static power consumption
- Idd (stat)=subthreshold current+reverse biased diode leakage current+tunnelling current+other leakage currents

## DYNAMIC POWER CONSUMPTION

- Dynamic power is the energy consumed during switching, ie; on logic transitions
- Consists of two components Switching power and internal power
- Switching power results from the charging and discharging of external capacitive load on the output
- Internal power (transient power) results from the short circuit current flows through the NMOS and PMOS stack during logic transition.
- Internal power is consumed during the short period of time when the input is at intermediate voltage level, during which both transistors can be conducting
- Short circuit current between supply rails is also called crowbar current

# DYNAMIC & STATIC POWER CONSUMPTION



## DYNAMIC POWER CONSUMPTION

$$V_{i_D}$$

$$V_{i$$

## CMOS POWER DISSIPATION

### 

- Dynamic power dissipation is a factor of switching frequency f of gate
- Activity factor of inverter α
- Pstat= VDD.IDDsat

## Power dissipation in CMOS

- Power dissipation in CMOS is the sum of dynamic and static power cosumption components
- P total = P( dynamic)+P (static)
- Dynamic power consumption depends upon clock frequency(f), capacitive load (C), supply voltage(Vdd)
- Static power consumption depends upon the supply voltage and leakage currents
- Power consumption of the CMOS is proportional to the square of the supply voltage.

## REFERENCE

- Principle of CMOS VLSI Design , Neil Weste, Pearson Education
- http://www.inf.ufrgs.br/logics/docman/book emicro butzen.pdf

## **APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY**

STUDY MATERIALS






a complete app for ktu students

Get it on Google Play

www.ktuassist.in







# MOSFET Logic Design


## Pass Transistor Logic

Boolean Functions can be realised by using biansitor as a Suitch. This is called pass transistor logic. Pass transistor is nothing but the NMOS ON a PMOS transistor. It is called Pass transistor because when the gate of NNOS transistor is high it behaves as a on switch and passes the signal between the Source and duain. when the gate Voltage is low it behaves as a open suitch.

#### AND Grate









#### OR Grate

### NAND Grate









Logic 0 & applied.


When Vin = logic 0 &  $\varphi = 1$  the pass lectansister conduct serice the voltage at Vout is greater than Vin the current flows from sight to lift, discharging the load capacity flows from sight to lift, discharging the load capacity and the olp voltage approaches zero. Thus the transmission of logic 0 by NMOS pass leansister is not degraded.



PMOS Transistor as a Switch



Sonce Vin is at a higher potential that vout the current flows from left to right and charges the capacitor to vis thus the transmission of logic, by prior bransistor is not degraded.



when Vin = CV and Q is =0 the PMOS transistor lives on.

Since the potential at Vout is queater than Vin current flows from sight to left and the capacitor discharges. As the capacitor discharges the source Voltage CVoud decreases when Vgs is less than VVL,P the PMOS transistor livers off, thus the op voltage is equal to VVL,P. .. the beans mustion to of logic zooby PMOS beansistor is degreated.

Rules for Designing Pass Transister Logic (PTL)

1. In designing PTL core must be taken to ensure the existence of both Changing and discharging path.




when A=1, the transister is on and the capacitive charges.

when A=0, the transister is off ideally the oppnode must be at


zero Volt, but since there is no discharge path the opis not
pulled love.

2. In designing PTL one must avoid driving the control it of a pass transistor from the olp of another pass transistor.




Here eventhough the applied ilp is 5v the Vollage at the ilp of the invector is av this is before the suitching thrushold and will be treated by the invector on lague of instead of logic 1.

3. Avoid sneak path



both on at the same time and one is connected to hop while the other is connected to bop while the other is connected to governd. Here the opp attains some intrinediate Value between Voio 4 cross



alal18 Advantages

- 1. Pars transistor logic realisations are ratio less ie thereis no need to have W/L ratio. hence min geometry transistors can be used.
- 2. Mose Love and to due to Smaller no: of transistors to implement a logic function in pass transfor logic companied to static cross logic.
- 3. Low power dessupation


Disadvantage

- 1. That able to transfer the full logic levels properly. ie NMOS transistor has poor transmission of 1.


  PMOS transistor has poor transmission of 0.
- 2 Posibility Sneak path
- 6. Higher delay in long chain of passtransistons

Transmission Grates (TG)

These are used to avoid the weak logic voltages of a single pass bransis love. It is a parallel Combination of PMOS4 NMOS bransis love with gates connected to complimentary 9p.



It the control signal e is at logic high then both the bransistons are lurred on and poweride a low resistance current path between modes A 4 B. of the control signal is low then both the transiston will be off and the path between mode A 4 B will be open counted.



The ilp mode A is Connect to a dogic high (VOD). The Control orginal C=1. .. both the transistors core herred on

#### For PMOS Pransistor

Vos., P= Vout-Vin Ca / Vout-Vos

VC28, P = 0-VOA

Since gale to sorvice Vollage is-Vos PMDE + is always On. It can either be in linear or saluration region cohen Vos, P> Vors, P- Vt, P -> saturation

Vout-VDD> -VDD-Vt,P

Vout > - Vtrp ->

Vout < Vt, P (Csaluration)

The second secon

Vout > | Vt, P/

When Vout Z (Vtp) > linears'

#### For NMOS Transis lon

V08, 9 = V00 - Vout

Vors, n = Voo-Vout

The NMOS bransister is learned on when

Vous, n > Vt, n

Voe-Vout > VE, n

Voit < VDB - Vt, n → ON

Thus the NMOS boots will be luried of when Vout> VOD-VEM.

MAS insaturation -> Vds, n > Vgs, n-Vt, n here, Vdgn=Vgs,n

... Vds,n > Vgs,n -Vt,n

hence the NMOST & is in the saturation region.

1 Region	1 Region 2	Region 3	ļ
NMOS- Sal		NMOS-cut off S PMOS-linear	
	Ţ,	To a sa	
	(Vtip)	lop-Utn 1	DO Vous

 $\forall I_{\mathcal{D}} = I_{\mathcal{D}, \mathcal{P}}, I_{\mathcal{D}, \mathcal{n}}$ 

Total equalent nesistance of Ton = Reg. | Regin.

$$Reg, n = \frac{V_{DD} - V_{OUL}}{I_{OS} n}$$

$$J_{D,\eta} = \frac{k\eta}{2} \left( V_{01s}, \eta - V_{t,\eta} \right)^{2} \left( \frac{1}{2} N_{01} N_{01} \right)^{2}$$

$$= \frac{k\eta}{2} \left( V_{01} - V_{01} - V_{t,\eta} \right)^{2}$$

Req, n = 
$$2 (V_{DD} - V_{OUT})$$
  
 $\frac{1}{kn} (V_{DD} - V_{OUT} - V_{t}, n)^2$ 

$$Req, P = \frac{Vsd, P}{Isd, P} = ^2CV$$

$$Jsd, P = \frac{kp}{q^2} \left(Vg(n - |Vtp|^{\frac{1}{\alpha}})^2\right)$$

Req, 
$$P = 2 (Vsd, P)$$
  
 $kp (VDD + VEP)^2$ 

Region II

$$J_{D,n} = \frac{kn}{a} (V_{DS}, n - V_{t,n})^2$$
 ("NMOS Sat)

Rear, 
$$n = \frac{2(V_{DB} - V_{out})}{kn(V_{DB} - V_{out} - V_{on})^2}$$


kp[2 (Vas-(Vt,P)) (Vas-Vout) - (Vas-Vout)

Región II


NMOS- and cutoff

PMOS- linear

Kp[2(VDB-(VE,P) (VDB-Vout) - (VDB-Vout)27



It can be seen that the lotal equallent greatstance of the Tourt mission gate remains relatively constant. ie its value is independent of the ofp vollage by while the individual equivalent resistance ocean of both NMos & PMos +8 are strongly dependent on Volt



Complementary Pass Transistor degic


Hor high performance design CPTh or ordifficulties

Pars To logic (OPTL) is used. It accepts both true and complimentary

taxy 1/p and produces both bruis and complimentary ofp


general structure is


The



Here the investing bugger and the week Prost? parovide level restonation.

#### CPIL FOR AND & NAND Function;





4 ilp NAND & AND Orale

CPL gates POSSESS Some Intrusting Property

sence the liveriti are dyjerential, Complimentary its data if pand of and always available these some Complex gates sechas xor and adders can be realised efficiently with smallor no: of beautilos


a) CPL belongs to the class of statte gates because the op definiting nodes are always Connucted to either Voxos ground through a low resistance path.

The design is very simple complex gates can be builted by caseading standard PT module.



A KTU STUDENTS PLATFORM

SYLLABUS
OF STANDARD STANDARD



DOWNLOAD
IT
FROM
GOOGLE PLAY

CHAT A FAQ LOGIN E N D A

M U

DOWNLOAD APP

ktuassist.in

instagram.com/ktu\_assist


facebook.com/ktuassist

# MODULE-5

#### Rom-READ ONLY MEMORY

Rom are used to store constants, control informations and program instructions in digital system. They provide a fixed, binary output for every binary input. Programs for processors with fixed applications such as washing machines, calculators and game machines, once developed and debugged, need only reading. Tixing the contents at manufacturing time leads to small and fast implementation.

#### ROM CELLS



The cell should be designed so that a 0 on 1 is presented to the bit line upon activation of its word line.

# Diode Rom [fig]

- Assume that Bh is connected to ground through a resistor. This is exactly what happens in O cell.
- result in a'11 on the bit line.

#### Disadv

- ) It doesn't replate the bit line from WA.
- 2) The current which is required to charge the bitline capacitance, is provided through the Wh. 5. It is used in small memories.

# Note Presence of drade blw whand Bh - Cell storing 1' Absence of drade blw whand Bh - Cell storing 0'

#### Mos Rom + [fig 2]

- drain is connected to the supply voltage.
- -) rady -> The output current is provided by mos transistor in the cell.
  - -) The operation is identical to that of diode cell.

## MOSROM 2 [fra 3]

- -> Bh is connected to supply voltage the output must equal '1'.
- -1 Absence of transister blu whand Bh means a
- The O'cell is persealized by providing an mos device between Bh and ground.

The two different types of implementation of ROM assay are:

- i) NOR based Rom annay
- 2) NAND based ROM assay


#### i) NOR based ROM array

Consider 4x4 memory array. Here each column consists of a pseudo-nmos NOR gate driven by some of the row signals, i.e the word line.

Only one wars activated at a time by naising its voltage to VPD, while all other sows are held at low voltage level. If an active transistor exists at the crossport of a column and the selected sow, the column voltage is pulled down to logic how level by that transistor.

If no active translator exists at the closs point , the column voltage is pulled It IQH by pmos load device.


Thus a logic "I bit is stored as the absence of an active transister while a logic" o' bit is stored as the presence of an active transister at the cross point.



#### Pruth Rable

س <sup>ب</sup> ر[0]	ωλ[ί]	WY[2]	WN[3]	BL[0]	BLCIJ	BL(z)	BL[3).	
	0							
0	1	0	0	0	1	1	0	
0	0	ı	0	1	0	1	0	
O	O	0	l	ı	1	l	1	

#### 2) NAND Based Rom Anay



In normal operation, all wh are legic Hiat voltage level except for the selected line, which is pulled down to logic O level. If a transistor exists at the crosspoint of a column and the selected row, that transistor is turned off and the selected row, that transistor is turned off and column voltage is pulled High by load device.

If no transistor exist at that cross

A logic 'I' bit is stored by the presence of transistors.

## Fruth Rable


$\omega_{\mathcal{L}[0]}$	WYE1)	WL[2)	WA[3]	おんての〕	BLED	BACZ)	BLC3]
0	1	1	1	0	1	0	0
1	0	1	1	1	0	O	1
1	1	0	1	0	1	0	1
l	ι	1	0	O	0	O	0

## STATIC RAM (SRAM)

The according RAM stands for Random Access Memory and implies a memory away that allows access to any bit (on group of bits) as needed.

\* Memory with both read and white capabilities \* SRAM cells use a simple bistable unuit to hold a databit. An SRAM cell can hold the stored data bit so long as the power is applied to the circuit.

SRAM have 3 operational modes. When the cell is in a hold state (-the value of the bit is stored in the cell for future usage. During a write operation, a logic 0 onl is fed to the cell for storage. The value of the stored bit is transmitted to the outside world during a read operation.




· General SRAM Cell.

A pair of closs-coupled inverters providers
the storage, while the two access translators MAX
and MAR provide read and white operations.

The access transistons are controlled by the word line signal WL that defines the operational modes.


When wh=0, both access FETs are OFF and the cell is isolated. This defines the hold condition. To perform a read or write operation, the word line to brought to a value of wh=1. This turns ON the access transistors connecting the dual-rail data lines bit and bit to the outside circuitry.

A write operation is performed by placing voltages on the bit and bit lines which then act as inputs. For a read operation other bit and bit lines acts as butputs.



· 69 cell cmos SRAM.

#### CMOS SRAM READ OPERATION



Assume that a '1' is stored at B. We further assume that both bit lines are precharged to Upo before the read operation is initiated. The read eycle is started by asserting the woordline, enabling both pass transistors Ms and M & after the initial word line delay.

During the correct read operation the values stoned in a and are transferred to the bit lines by leaving Bh at its prechange value and by discharging Bh through MI-Ms.

### WRITE OPERATION

Assume that a 1 is stoned in the cell (Q=1).

A 'O' is written in the cell by setting Bh to I are

Bh to O'. This causes the fliptlop to change state.


This causes the gates of Mi and Mi are

at Von and and no respectively.

#### DYNAMIC RAM (DRAM)

DRAM are smaller than SRAM cells , which leads to high density storage arrays. DRAMS are slower than SRAM and require more perphenal ciscuitsy.

## 17 DRAM [1 Pransistor DRAM].




It consist of a nfR9 Mn and a storage capacitor (s. The cell is controlled by the word line signed who and Bh provides I/O path to the cell. The bottom of capaciton is connected to one of the power supply rails , and is denoted as Vpawer in the figure, either VDD or Vss can be used.

A voltage Vs auss the capacitor corresponds to a stored reharge Qs of.


Qs = Cs · Vs .

When  $V_5=0$  /  $Q_5=0$  => charge state is logic 0 when  $V_5>0$  ,  $Q_5>0$  => charge state is logic 1.

#### Write Operation



· Write Operation.



· Hold Operation.

Vpower = Vss = OV, and apply WA=1,
turn on nones transister and allows access to
the storage capacitor. The input voltage Vd
controls the current to / Grom Cs.

When Vd=0 => results in V== BV across capacitor. [logico]... Qs=0.

When Vd = VDD = 3 results in Vs = VDD - Vtn, which (logic1)

give a charge of Qmax = Co (VDD - Vtn).


#### Hold State

It is achieved by tunning Off the transistal by providing WA=0.

Hold time, th, is defined as the longest period of time that the cell can maintain a voltage [logic 1]. The hold time is also called as retention time.


To over come the charge leakage problem, DRAM array employs a refresh operation, where the data is periodically read from every cell, amplified and then rewritten.

The refresh frequency, frefresh = 2th




#### CHARGE LEAKAGE IN DRAM

A logic 1 voltage Vs. Vmax on the storage capacitor provides othe electromotive force for the leakage current IL, flowing away from Cs.



$$I_{\lambda} = -\left(\frac{dQ}{dt}\right) = -\left(s\left(\frac{dVs}{dt}\right)\right)$$

The initial voltage Vs = Vmax gives the voltage decay.
The minimum logic'i' voltage is VI.



To find th, assume In is a constant, then


$$I_{Lz} - C_s \cdot \left(\frac{\Delta V_s}{\Delta t}\right)$$

hold time,  $t_h = |\Delta t| = \left(\frac{Cs}{I_A}\right) \cdot (\Delta Vs)$ 

The hold time may be increased by using a large capacitance and minimizing the leakage current.

Memory units must be able to hold darla as long as power is applied. To overceme the change leakage problem, DRAM anay employ a refresh operation.

#### KeAD OPERAGION



The voltage Vs on the capacitor at the read time provides the voltage to move charge from (s to the Chit (bit line capacitance) 1 which set up a charge sharing situation.

Chit -> line capacitance and other parasitic capacitonce.


Initral charge on capacitos, Qs=Cs. Vs., where Vs=0 => logrc0 Vs>0=> logic 1

Current flow from Co to Chit continues until the voltages are equal to the final voltage Vf = Vbit= Vs. The charge is idistributed according to,

$$Q_{S} = C_{S} \cdot V_{f} + C_{bit} V_{f} = V_{f} (C_{S} + C_{bit})$$

$$C_{S} + C_{bit} = \frac{C_{S} \cdot V_{S}}{(C_{S} + C_{bit})}$$


#### 37 DRAM [3 Transistor DRAM]



The cell is written by placing appropriate data value on BhI and cowh=1. The data is retained as charge in Cs once www is lowered. When reading the cell, RWh=1. The transisting M2 [storage transistor) is either on an OFF depending upon stored value. The BhZ is either clamped to VDD with the help of load device of precharged to either VDD or VDD-Vt. The precharge approach is generally used.

BAZ= 0 => when 'l' is stored. BAZ= L => when '0' is stored.

# 37 DRAM [3 Transister DRAM]




Bit and bit which can act as input lines or output lines. Read (R) and Calrite (w) lines, they are just like wordline. CI and Cz are the precharge capacitor. Here the values are contrer into and read from X. Co is the store capaciton.

#### Write Operation


- ) w=1 / R=0
- 2) When w=1, then MI is ON, R=0, so Ma and Ma are OFF
- 8) Bit line act as input and Cirs in precharge condition.
- 4) Bit=1, X=VDD-Vtn, After Vtn, M, will be ON.
- s) Bit=0 , X=0
- 6) If bit=1, then bit=0 and bit=0, then bit=1 After unite operation, pive w=0.

# Read Operation

- i) R=1, w=0
- 2) Marson, Mirsoff
- B) C2 18 precharged.
- on. The capacitor (2 will discharge and bit = 0, sense amplifier output is 1.
- 5) When X=0, then M2 is OFF, C2 hers no way to discharge and bit = 1. The output of sense amplified 1'30.



-> R=1, w=0, X = VDD-Vtn. Cz discharge., bit=0



-) R=1, W=0, X=0 ez has no way to discharge, bit=1.

## PROBLEMS

- 1. The storage capacitor in a DRAM has a value of Co = 55ff. The circuits restricts the capacitor voltage to a value of Vmax = 3.5V. When the access transiston is OFF, the leakage current off of the cell is 75nA.
- a) How many electrons can be stored on G?
- b) How many fundamental charge units 'q' leave the cell in I second dere to leakage current?
- c) Calculate the time needed to reduce the number of stored charges to 100.

The maxm charge that can be stored on the capacitos,

No: of charges, 
$$N = \frac{Q_{max}}{q} = \frac{1.925 \times 10^{-15}}{1.602 \times 10^{-19}}$$

b) Leakage current = 75nA. IL AQ C/s

Rate of 
$$\tilde{\epsilon}$$
s leakage in Is =  $\frac{75\times10^{-9}}{1.602\times10^{-19}}$  =  $\frac{75\times10^{-9}}{1.602\times10^{-19}}$  =  $\frac{7}{1.602\times10^{-19}}$  =  $\frac{7}{1.602\times10^{-19}$ 

C) Time required for the stored change to be reduced to 100,

$$= 2.567 \times 10^{-6} \text{s}$$

$$= 2.567 \text{ Ms}$$

- 2. A DRAM cell has a storage capacitance of Cs=45fF.

  It is used in a system where VDD=3.3v and Vtn=0.55v.

  The bit line capacitance is Cbit = 250ff.
- a) Find the maximum amount of change that can be stored on Cs.
- b) Suppose that the voltage on the capacitor is changed a level of Vmax, The word line controlling the access FER is dropped to a value who at time to .

  The leakenge current is estimated to be 50nA. To detect a logic of 1 state, the voltage on the bit line must be atleast 1.5%. Find the hold time.

$$V_f = \frac{C_s}{C_{s+Cbit}}$$
. Vs.

$$V_{5} = \frac{45 \times 10^{-15}}{(45 + 250) \times 10^{-15}} \cdot V_{5} \cdot = \frac{45}{295} \cdot V_{5} \cdot = \frac{45}{295} \cdot V_{5} \cdot = \frac{115}{295} \cdot V_{5$$

$$V_{s} = \frac{9.83 V}{}$$
.

Vs - value is too high, The cell will not work.

Let us assume V5=0.2V,

Hold time, th = 
$$\left(\frac{e_s}{I_L}\right) \cdot V_s$$

$$= \frac{45 \times 10^{-15}}{50 \times 10^{-9}} \times 1.31$$

$$= 1.17 M_s$$

#### SENSE AMPLIFIERS

They perform the following functions:

1) Amplification. In certain memory structures such as
the 17 DRAM, amplification is required for proper functionality.

2) Delay reduction - The amplific compensalis for the restricted form-out driving capability of memory all by accelerating the but limit transition.

- 3) Power reduction Reducing the sle swing on the lit lines can eliminate a substantial part of power dissipation.
  - 4) Signal restocation Becomes the read to refresh functions are intrinsically linked in 17 DRAMS, it is necessary to drive the wit wines to the full signal range of ter sersing.

- Sense amplifies are analog chts by nature.


#### DIFFERENTIAL VOLTAGE SENSING AMPLIFIERS

A differential amplifier takes small-signal differential ilps, and amplifies them to a large signal single ended ofp. It is generally known that a differential approach presents numerous advantages over its single ended counterpart — one of the most important being the common - mode syriction. Such an amplifier rejects noise that is equally injected to both ilps.

The effectiveness of a differential amplifier is characterized by its abidity to reject the common noise and amplify the true difference blow the signals. The signals common to both inputs one suppressed out the output of the amplifier by a ratio called the common mode rejection ratio (CMRR). Spiker on the power supply are suppressed by a ratio called power-supply by eition ratio (PSRR).

Differential rensing is therefore considered the technique of choice unfortunately, the differential approach

is only directly applicable to SRAM membries, since these are only the memory cells that offer a time differential o/p.



with a single stage, based on the useent microsing concept. The i/p Ms (sit of bil-) are heavily loaded and driven by the SRAM memory cell. The i/ps are fed to the differential i/p devices (M, & M2), and transistous M3 & M4 act as an active microe load. The amplifice is conditioned by the sense amplifice enable s11, SE.


Initially, the i/ps are precharged and equalized to a common value, while SE is low disabling the sensing ext. once the seal operation is initiated, one of the, wit lines deeps. 8E is enabled when a sufficient differential she has been established, and the amplifies evaluates. The gain of differential -to - single ended amplication of priver by

A sense = - gm 1 (802 11 804)

#### SINGE-ENDED SENSING

while differential sursing is by for the preferred approach, memory rells used in ROMS, E(E)PROME are DRAMS are inherently ringle ended. Since the bit lines are typically precharged, an assymmetrically biased invertes is used. An interesting variant, called the charge redistribution amplifies is often used in small may structures.

The basic videa is to exploit the imbalance blow in a large capacitance (range and a much smaller component Comale. The & capacitoes are is olated by the pass transister M,



charge redistri unition amplr.

The initial voltages on nodes L & s (VLO & Vso) are precharged to Vrey-VTn and VDD by connecting nodes of to the supply voltage. Because of the voltage chop over M, V, only precharges to Vrey-VTn. When one of the pull-down devices turn on, node L with its large capacitance slowly discharges. As long as VL > Vrey-VTn transistor M, turns on. A charge redistribution is indiated, and nodes L & sequalize. The resulting the can be fed into an inverter with a switching threshold larger than Vrey-VTn to produce a rail-to-rail swing.

#### REMBBILITY AND TESTING OF YEST CIRCUITS

-NLSI testing deals with techniques that are used to determine if a die behaves properly after the fabrication sequence is completed.

-Rehiability is concerned with projecting the lifetime of a component once it is placed in to operation.

#### General Concepts

For water testing - a fest probe head allows electrical contact to the 2/0 points of a die Several sets of stamuli or applied to 1/ps

## PROGRAMMABLE LOUIC DEVICES.

A programmable logic devices is an IC that is user configurable and is capable of implementing logic functions. It is an harge Scale Integration (TLSI chip) chip that contain a regular structure and allows the designer to customize it for any specific application, i.e it is programmed by the user to perform a function required for the application.

A PAD contains a large no: of gates /flipflops and registers that are interconnected on the chip. PAD can be reprogrammed in a few seconds and hence give more flexibility for designing.


#### Advantages.

- 1. Less power requirement.
- 2. Less space requirement.
- 3. High design security
- 4. Rasy design modification
- 5. High switching speed.
- 6. High reliability

The main types of programmable logic devices

- · Rom
- · CPAD
- . FPQA
- . PLA
- · PA人.

Programmable logic device as a black box.




# 1) CPAD [Combinational Programmable hogic Devices].

A CPAD is an IC with programmable gates divided into an AND array and an OR array to provide AND-OR Sum of products (SOP) implements. It'm. There are 3 major types of combinational PADs and they differ in the placement of the programmable connection in the AND-OR array.

- a) PROM (Programmable read only memories)
- b) PAL (Programmable Array hogics)
- c) PAA (Programmable hogic Amage).






PROM has a fixed AND array constructed as a deceder and a programmable OR array.


# b) PAL [Programmable Array Logic].

PAL has programmable AND array and a fixed OR array.




e) PLA [Programmable Logic Array].

The most flexible PLD is the PLA, where both the AND and OR arrays can be programmed. The product terms in the AND among may be shared by any OR gate to provide the required SOP implementation.



Design a PLA to realize the function.

eq: X = ABC + ABC + ABC / Y = ABC + ABC



#### FIELD PROGRAMMABLE GATE ARRAYS (FPGA)

FPGA provide the next generation in the programmable logic devices. The word Field in the name refers to the ability of the gate arrays to be programmed for a specific function by the user instead of by the manufacturer of the device. The word Array is used to indicate a series of columns and rows of gates that can be programmed by the end user.

As compared to standard gate arrays, the field programmable gate arrays are larger devices. The basic cell structure for FPGA is somewhat complicated than the basic cell structure of standard gate array. The programmable logic blocks of FPGA are called Configurable Logic Block (CLB). Logic blocks can be programmed to perform the function of basic logic gates such as AND, and XOR, or more complex combinational functions such as decoders or mathematical functions. In most FPGAs, the logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory.

The FPGA architecture consists of three types of configurable elements.


- (i)IOBs a perimeter of input/output blocks
- (ii)CLBs- a core array of configurable logic blocks
- (iii)Resources for interconnection

The IOBs provide a programmable interface between the internal; array of logic blocks (CLBs) and the device's external package pins. CLBs perform user-specified logic functions, and the interconnect resources carry signals among the blocks.

A configurable program stored in internal static memory cells determines the logic functions and the interconnections. The configurable data is loaded into the device during power-up reprogramming function. FPGA devices are customized by loading configuration data into internal memory cells. The FPGA device can either actively read its configuration data out of an external serial or byte-wide parallel PROM (master modes), or the configuration data can be written to the FPGA devices (slave and peripheral modes).

#### Architecture of FPGA:


The fig .1 shows the general structure of FPGA chip. It consists of a large number of programmable logic blocks surrounded by programmable I/O block. The programmable logic blocks of FPGA are smaller and less capable than a PLD, but an FPGA chip contains a lot more logic blocks to make it more capable. As shown in fig. the logic blocks are distributed across the entire chip. These logic blocks can be interconnected with programmable interconnections.



The programmable logic blocks in the Xilinx family of FPGAs are called Configurable Logic Blocks(CLBs). The Xilinx architecture uses, CLBs, I/O blocks switch matrix and an external memory chip to realize a logic function. It uses external memory to store the interconnection information. Therefore, the device can be reprogrammed by simply changing the configuration data stored in the memory.

#### CLB (Configurable Logic Blocks):

The CLB consists of an n-bit look-up table (LUT), a flip-flop and a 2x1 mux. The value n is manufacturer specific. Increase in n value can increase the performance of a FPGA. Each CLB has n-inputs and only one input, which can be either the registered or the unregistered LUT output. The output is selected using a 2x1 mux. The LUT output is registered using the flip-flop (generally D flip-flop). The clock is given to the flip-flop, using which the output is registered.



#### **FPGAProgramming**

The design is first coded in HDL (Verilog or VHDL), once the code is validated (simulated and synthesized). During synthesis, typically done using tools like Xilinx ISE and a technology-mapped net list is generated. The net list can then be fitted to the actual FPGA architecture using a process called place-and-route, usually performed by the FPGA Company's proprietary place-and-route software. The user will validate the map, place and route results via timing analysis, simulation, and other verification methodologies. Once the design and validation process is complete, the binary file generated is used to (re)configure the FPGA. Once the FPGA is (re)configured, it is tested. If there are any issues or modifications, the original HDL code will be modified and then entire process is repeated, and FPGA is reconfigured.

### University Questions Solved

### 1. Design an AND-OR PLA with outputs,

A B C

O O O MO = 
$$\overline{A}\overline{B}\overline{C}$$

O O O MO =  $\overline{A}\overline{B}\overline{C}$ 

O O MI =  $\overline{A}\overline{B}\overline{C}$ 

O O MI =  $\overline{A}\overline{B}\overline{C}$ 

O I O MI =  $\overline{A}\overline{B}\overline{C}$ 

O I O MI =  $\overline{A}\overline{B}\overline{C}$ 


O I O MI =  $\overline{A}\overline{B}\overline{C}$ 

I O O MI =  $\overline{A}\overline{B}\overline{C}$ 

I O O MI =  $\overline{A}\overline{B}\overline{C}$ 

I O MI =  $\overline{A}\overline{B}\overline{C}$ 

$$\overline{+}_2 = m_0 + m_5 + m_6 + m_7$$
  
=  $\overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$ 



.

\*\*

2. Design an AND-OR PAA with outputs

$$F_{1} = m_{0} + m_{2} + m_{6}$$
  
 $F_{2} = m_{0} + m_{5} + m_{6}$   
 $F_{3} = m_{3} + m_{4} + m_{4}$ 

A B C

O O O 
$$-m_0 = \overline{A} \, \overline{B} \, \overline{C}$$

O O  $-m_1 = \overline{A} \, \overline{B} \, \overline{C}$ 

O O  $-m_2 = \overline{A} \, \overline{B} \, \overline{C}$ 

O O  $-m_2 = \overline{A} \, \overline{B} \, \overline{C}$ 

O O  $-m_4 = \overline{A} \, \overline{B} \, \overline{C}$ 

I O  $-m_4 = \overline{A} \, \overline{B} \, \overline{C}$ 

I O  $-m_5 = \overline{A} \, \overline{B} \, \overline{C}$ 


I O  $-m_5 = \overline{A} \, \overline{B} \, \overline{C}$ 

I I O  $-m_5 = \overline{A} \, \overline{B} \, \overline{C}$ 

Given, 
$$F_{12} m_0 + m_2 + m_6$$
  


$$= \overline{ABC} + \overline{ABC} + \overline{ABC}$$
  

$$= \overline{ABC} + \overline{ABC} + \overline{ABC}$$




11 Design an FET programmable ROM that contains the following data.

	,			+				
Address	0	1	2.	3	4	5	6	7
Data	0100	uul	1010	0001	1011	0111	1110	1001




# BASIC ROM STRUCTURG



# Pruth Table

./-	+ dda	ess	Data				
	محرا	26.2	da	dz	٥,	do	
x <sub>o</sub>	_		0	ı	0	O	
0	_	ı	١	ī	l	1	
O			Ţ	0	1	0	
0	1		Ø	0	0	1	
0	l	ļ		0	t	ı	
1	0	0	1.				
l	0	1	O	l	I	l	
	1		ı	1	l	0	
1	ı		1	0	С	) [	
1	1	I	1.	•			

# Dynamic CMOS Design



Precharge [CLK=0] -> Out is prechanged to VDD by pmos transistor Mp. -> Men -> off.

### Evaluate [CLK=1]

- -> Precharge transistor Mp OFF -) Mn tunned ON., the Out is discharged to GND. (when PDN is ON.
- -) If PDN Huxned OFF, the Precharged value remains stored


### Designi PROBLEMS

### 1. Charge healtage.

- -) If the PDN is off, the o/p should remain at the precharged state of VDD during Evaluation phase.

  - However, this charge gradually leaks away due to leakage currents.
- -) healinge is caused by high-impedance state of output node during evaluate mode, when PDN is off.
  - -) healtage problem ean be reducing the output impedance on cutput node deung evaluation.
- -, This is done by adding a Bleeder Transista.
- -> Frof heeder- an nmos style pull-up device, is

to compensate for the charge lost du to puel-down lakerge paths.



2. Charge Sharing

- Output charged apro VDD = Precharge phase.
- on when all inputs are zero, Ca is discharged.
- -> Evaluation (A=1, B=0 =) Ma ON

Change stored in Cx distributed over

Ch and Ca. It cause a drop in output voltage.

-> Voltage drop due to charge shaving can be reduced by pre charging the internal nodes.

# MODULE-6

#### CMOS System Design

#### ADDERS

Addition is the most commonly used authoretic operation.

The tauth table of binday full added is given below, where A and B are inputs, (P is the case input, S is the sum output, Co is the case, output.

#### TRURH TABLE - FULL ADDER

Α	В	C۴	S	Co	Carry status
10	0	0	0	0	Delete ? i.e. Co=0=(comy is  Delete )  Delete
0	O	11 11	1		Delete )
0		_	1	0	Propagate ) co=Ci
( 0	t		0		Propagate (incoming carry  Propagate to output)
			l	0	Propagate propagate to output
	٥		0		Propagate.
			0		
;	i			$\left( \begin{array}{c} 1 \end{array} \right)$	Generate/propagate (carry is generated)
(1	<u> </u>	10		_	9
^ _				~	ABC: + ABC
5	= A(	ÐBŒ	C =	ABC	i + ABCi + ABCi + ABCi
/					)

It is often useful to define 's' and (a as functions of some intermediate signals Gi (generate), D (delete) and P (propagate).

- Gi=1 ensures that a carry bit will be generated at Co independent of C;
- D=1 ensures that a carry bit will be deleted at Co independent of Ci
- P=1 quarantees that an incoming county will propagate to Co.

Expressions for these signals can be derived from the touth table.


We can recepite S and Co as functions of Pand G.

$$C_0 = AB + CiCA + B$$
  
 $= G + CiP$   
 $S = A \oplus B \oplus Ci = P \oplus Ci$ 

#### STATIC ADDER CIRCUIT

One way to implement the full adder circuit is to take logic equations and translate them directly into complementary CMOS circuitry.


Some logic manipulations can help to reduce the translator count.



· Complementary Static (MOS implementation of full addes

# DYNAMIC ADDER EMANCHESTER CARRY CHAIN ADDER

Dynamic implementation using only propagate and generate signals. The dynamic implementation use only propagate and generate signals. Since the transitions in a dynamic circuit are monotonic, (i.e. only high to low transition during the evaluation phase), the transmission gates can be replaced by NMOS - only pass transistors.



when  $\phi = 0$  [ Lpre charge ], olp is always pulled to Vop.  $\overline{Co} = 1 \Rightarrow Co = 0$  [ Similar to delete].


When d=1 [evaluate]

Casel: if Pi=1, Co=Ci => Co=Ci

Case 2: if Gi=1 , Co=0 => Co=1

Pi and Gi are not become high low simultaneously.

eg. Manchester carry chain addes in dynamic logic [4 bit).



During the precharge phase (\$\phi=0), all the intermediate nodes of the pass-transistor carry chain are precharged to VDD.

During evaluation, the Ck node is discharged when - there is an incoming carry (CizI) and the propagate signal Pk is high 1 or when generate signal for stage k & (CIK) is high.

# CARRY BYPASS ADDER [CARRY SKIP CIRCUIT]

From truth table of full adder.

G= A.B

D= AB

P= A+B


Co (Gi,P) = G+PCi

SCGIP)= P+Ci

Consider the 4 bit adder block in the fig(1) below. Suppose that the values of AK and BK (K=0,1,2,3) are such that all propagate signals PK (K=0,1,2,3) are high. An incoming carry Ci,0=1, propagate under those conditions through the complete adder chain and causes an outgoing carry Co,3=1.


If Popipapal, then Cois = Ciio

else either Denege or Generage occur.



Fig(1): Carry Propagation

This information can be used to speed up the operation of adders, as shown in fig (2).




When BP= PoP, P2 P3=1, the Incoming carry is forwarded immediately to the next block through the bypass transistor, hence the name carry bypass adder or carry skip adder.

eg: Design a N-bi+ adder [N=16]. and also calculate the delay.

At first the total adder, is divided in (N/m)

equal-length bypass stages, each of which contain 'M' bits

am=N 1: 2M=16 00 M=4



Delay, tp = tsetup + (N/M-1) toppass + & (M-1) toarry + tsum + M. tcarry.

where tsetup -> time to create the generale and propagate signals.

hipple added.

tbypass > propagation delay through Mux


t carry -> propagation delay through a single bit tsum -> time to generate the sum of final stage.

### CARRY SELET ADDER

In a upple case adder, fivery full adder cell has to wait for the incoming carry before an outgoing carry can be generated. By calculating the possible value of carry inputs and evaluating the result of both possibilities in advance, the linear dependency problem is eliminated in carry select adder.

And then use a multiplexer to select between the output choices.

The carry select adder does this with a pair of M-bit adders in each group. One adders calculates the sum assuming a carry-in of O' while the other calculates the sum assuming a carry-in of 'I'. The adual carry triggers a multiplexer that chooses the appropriate sum.



P, Gy

O-Canny propagato

1-Canny propagato

· Shaded postion represent the critical path.

Sum Generation
So-3

The worst-case propagation delay is

tadd = tsetup + M tcany + (N) tmux + tsum

where tsetup, tsum, tmux are fixed delays.

N -> total number of bits


M - number of bits per stage

transy -> delay of the canny through a single

The carry delay of single block & length = M transy.

Propagation delay & N.

#### 16-bit Canny Select Adder.




The shaded postion represent the critical path.

### SQUARE ROOT CARRY SELECT APDER

Consider the multiplexer gate in the last adder stage [ 16 bit carry select adders]. The inputs to this multiplexer are the two carry chains of the blocks and block-multiplexer signal from the previous stage. A major mismatch between the arrival times of the signals can be observed. The results of the carry chains of the blocks are stable before the mux signal arrives. It makes sense to equalize the delay through both paths.

This can be achieved by adding more bits to the subsequent stages in the adder, requiring more time for the generation of the carry signals. Tor eq:, the first stage can add 2 bits, the second contains 3, the third has 4 and so forth.



· Square root Carry Addes.

Delay Calculation

Assume that an M-bit adder contain P stages. and the first stage adds M-bits. An additional bit is added to each subsequent stage.

$$N = M + (M+1) + (M+2) + \cdots + (M+P-1)$$

$$= MP + \frac{P(P-1)}{2} = \frac{P^2}{2} + P(M-\frac{1}{2}) \longrightarrow 0$$

If Mcan (eq: M=2 and N=64), the first term dominates and eqn (1) becomes


$$N = \frac{P^2}{2} \longrightarrow 2$$

$$[-...P = \sqrt{2N}]$$

$$[-...tadd = tsetup + Mtcany + (\sqrt{2N})tmux + tsum]$$

The delay X IN for large adders.

harger the value of No tadd become almost a constant



add ex Vs linear ripple and select adders.

# CARRY LOOKAHEAD ADDER (CAA)

Carry lookcaheard adders (CAA) are designed to overcome the latency the first fulladder has to wait until the carry from the previous halfadder has arrived at its input.

ChA are used for fast addition by incorporating the addition of carry term and making them available at the input of respective adders at the same time.


$$C_{i+1} = A_i B_i + C_i (A_i \oplus B_i)$$
 $C_{i+1} = G_{i+1} + P_i C_i$ 

For a h bit adder,

For every bit the corry and sum outputs are independent of the previous bits.

The ripple effect has thus been effectively eliminated and addition time should be independent of the no: of bits.

# M-bit Carry-lookahead adder.



Large fan-in of the circuit makes it prohibitively slow for larger values of N.

#### MULTIPLIER

Multiplications are expensive and slow operations. The performance of many computational problems often is dominated by the speed at which a multiplication operation can be executed. Multipliers are complex addes assays.

Consider two unsigned binary numbers X and X that are M and N bit wide, respectively.

Taples X and Y in binary representation

$$X = \sum_{i=0}^{M-1} X_i \lambda^i$$
 ,  $Y = \sum_{j=0}^{M-1} X_j \lambda^j$ 

x, x ∈ {0,1}.

The multiplication operation is then defined as

$$Z = X \times Y$$

$$= \left( \sum_{i=0}^{M-1} x_i \lambda^i \right) \left( \sum_{j=0}^{N-1} y_j \lambda^j \right)$$

$$Z = \left( \sum_{i=0}^{M-1} x_i \lambda^i \right) \left( \sum_{j=0}^{N-1} x_i y_j \lambda^j \right)$$


The example way to perform multiplication is by using shift and add algorithm, for multiplication adds together M-partial products.

the multiplicand with a bit of multiplier.

All partial product are generated at the same time and organized in an array. A multiplierand endition is applied to compute the final product.

This set of operation can be mapped directly into hordware. The resulting structure is called an array multiplier and it combines the 3 functions:


partial-product generation, partial-product accumulation and final addition.



### PARTIMA PRODUCT GENERATION

Partial products result from logical AND of multiplicand X with a multiplier bit Yi. Kach now in the partial product array is either a copy of the multiplicand or a row of zero) ss.

In most cases, the partial product askay has many zero rows that have no impact on the result and thus represent a waste of effort when added. In case of a multiplier consisting of all ones, all the partial products exist, while in the case of all zeros, there is none. This observation allow us to reduce the no: of generated partial product by half.



# PARTIAN PRODUCT ACCUMULATION

After partial products are generated, they must be summed. This accumulation is essentially a multioperand addition. One method to accumulate partial products is by using a number of adders, that will form an array-hence the name array multiplies.

#### ARRAY MULATIPALER


For MXN array mulliplies, it needs

- a) MIN AND gates
  - b) N → Halfadders c) (m-2)N → Full addes

Potal (M-1) N -> Addess.

Painciples of Array Multiplies.

4x4 bit multiplication



The adders are arranged in a carry same chain, the carry-out bits are fed to the next available adder in the column to the left. The array multiplier accepts all of the input simultaneously. The longest delay in the calculation of the product bits depends on the speed of adders. The carry chain in Pt that originates from the carry bits from the Pi column and propagate through Pz-Pe quantities would be an obvious problem.

Delay

 $\begin{cases}
t_{\text{mult}} = \left[ \left( M - 1 \right) + \left( N - 2 \right) \right] t_{\text{carry}} + \left( N - 1 \right) t_{\text{sum}} + t_{\text{and}} .
\end{cases}$ 

tand-delay of AND gade teamy - delay blus input and output carry.

### FINAL ADDITION

The final step for completing the multiplication is to combine—the result in the final adder. The choice of adder style depends on the structure of accumulation array. A carry-lockahead adder is the preferable option if all input bits to the adder array array array array as it have the smallest possible delay.

# WALLACE TREE MULTIPLIER

The partial sum adders can be rearranged in a treelike fashion, reducing both critical parts and number of adder cells needed.

Consider the simple example of four poutrel products each of which is four bits wide. The number of full adders needed for this operation can be reduced by observing that only column 3 in the arrend has to add four bits. All other columns are less complex. Fig(b) represents the original matrix of partial product into tree shape.

Partial products.	First stage: Bit position			
G 5 4 3 2 1 0 0 0 0 0 0 0 0 0	6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 HA			
Fig (a): Pa. Second stage	Final addes			
6 5 4 3 2 1 0 0 0 0 0 0 0 FA FIGC)				
FA HA	Fig(d)			

Full addes: - it take & inputs and produce 2 outputs,
the sum , located in the same column and
carry located in the next one.

Half addes: - it take 2 inputs and produce 2 outputs.

In the first etep, we inductions HAS in columns 4 and 3 (fig b). The reduced tree is shown in fig(c). A second round of reductions cucitis a tree of depth 2.

